MTCMOS DESIGN METHODOLOGIES AND CHARGE RECYCLING PROCESS
Keywords:
MTCMOS, CPFF, energy recycling, gated power, gated ground, sleep switch, sub threshold leakage
Abstract
MTCMOS Multi Threshold CMOS technology provides a solution to the high performance and low power design requirements of modern designs Low Vth and high Vth transistors are used in MTCMOS technology Low Vth transistors are used to implement the desired functions High Vth transistors are used to cut off the leakage current The MTCMOS circuits however suffer from high energy overhead during the transitions between the active and stand by modes In this paper we i propose a new special flip flop which keeps a valid data during the sleep mode ii develop a methodology which takes in to account the new design issues related to the MTCMOS technology iii propose two adaptive MTCMOS schemes to address the growing leakage and delay spreads found in modern high performance designs IV Propose a technique to lower the energy overhead during the transitions between the active and standby modes The charge stored at the virtual lines is recycled during the active-to-sleep-to-active mode transitions with the proposed technique
Downloads
- Article PDF
- TEI XML Kaleidoscope (download in zip)* (Beta by AI)
- Lens* NISO JATS XML (Beta by AI)
- HTML Kaleidoscope* (Beta by AI)
- DBK XML Kaleidoscope (download in zip)* (Beta by AI)
- LaTeX pdf Kaleidoscope* (Beta by AI)
- EPUB Kaleidoscope* (Beta by AI)
- MD Kaleidoscope* (Beta by AI)
- FO Kaleidoscope* (Beta by AI)
- BIB Kaleidoscope* (Beta by AI)
- LaTeX Kaleidoscope* (Beta by AI)
How to Cite
Published
2012-01-15
Issue
Section
License
Copyright (c) 2012 Authors and Global Journals Private Limited
This work is licensed under a Creative Commons Attribution 4.0 International License.