Design of a Novel Low-Power SRAM Column
Keywords:
SRAM column, storage cell, precharging circuit, NMOS switch, sense amplifier
Abstract
A novel SRAM column was designed SRAM column includes SRAM cell column select circuit precharging circuit and sense amplifier The transmission gates are used for word line access in place of pass transistors which rectify the voltage drop problem also there is an NMOS switch at the bottom of the cell which restricts the short circuit current flowing through the cell during operation Using the standard process parameters of the PTM 7nm transistor model the SRAM column was simulated by HSPICE The simulation results indicate the proper logic operation of the column and also it shows the low power operation
Downloads
- Article PDF
- TEI XML Kaleidoscope (download in zip)* (Beta by AI)
- Lens* NISO JATS XML (Beta by AI)
- HTML Kaleidoscope* (Beta by AI)
- DBK XML Kaleidoscope (download in zip)* (Beta by AI)
- LaTeX pdf Kaleidoscope* (Beta by AI)
- EPUB Kaleidoscope* (Beta by AI)
- MD Kaleidoscope* (Beta by AI)
- FO Kaleidoscope* (Beta by AI)
- BIB Kaleidoscope* (Beta by AI)
- LaTeX Kaleidoscope* (Beta by AI)
How to Cite
Published
2014-03-15
Issue
Section
License
Copyright (c) 2014 Authors and Global Journals Private Limited
This work is licensed under a Creative Commons Attribution 4.0 International License.