1.
Y. Narasimha Rao. ASIC Design, Implementation and Exploration on High Speed Parallel Multiplier. GJRE [Internet]. 2014 Mar. 15 [cited 2024 May 3];14(F6):63-9. Available from: https://engineeringresearch.org/index.php/GJRE/article/view/1123