Dr. Sheikh Md. Rabiul Islam, Md. Jobayer Hossain. Gate Level Design of a Digital Clock with Asynchronous-Synchronous Logic. GJRE [Internet]. 2012 Mar. 15 [cited 2024 May 3];12(F4):17-22. Available from: https://engineeringresearch.org/index.php/GJRE/article/view/607