Dr. Sheikh Md. Rabiul Islam, and Md. Jobayer Hossain. “Gate Level Design of a Digital Clock With Asynchronous-Synchronous Logic”. Global Journals of Research in Engineering 12, no. F4 (March 15, 2012): 17–22. Accessed May 2, 2024. https://engineeringresearch.org/index.php/GJRE/article/view/607.