Dr. Sheikh Md. Rabiul Islam, and Md. Jobayer Hossain. “Gate Level Design of a Digital Clock With Asynchronous-Synchronous Logic”. Global Journals of Research in Engineering, vol. 12, no. F4, Mar. 2012, pp. 17-22, https://engineeringresearch.org/index.php/GJRE/article/view/607.