[1]
Y. Narasimha Rao, “ASIC Design, Implementation and Exploration on High Speed Parallel Multiplier”, GJRE, vol. 14, no. F6, pp. 63–69, Mar. 2014.