Dr. Sheikh Md. Rabiul Islam and Md. Jobayer Hossain, “Gate Level Design of a Digital Clock with Asynchronous-Synchronous Logic”, GJRE, vol. 12, no. F4, pp. 17–22, Mar. 2012.