Dr. Kailash Chandra and Mahendra Kumar, “Low Power High Performance SRAM Design Using VHDL”, GJRE, vol. 11, no. 1, p. -, Jan. 2011.