Dr. Sheikh Md. Rabiul Islam and Md. Jobayer Hossain (2012) “Gate Level Design of a Digital Clock with Asynchronous-Synchronous Logic”, Global Journals of Research in Engineering, 12(F4), pp. 17–22. Available at: https://engineeringresearch.org/index.php/GJRE/article/view/607 (Accessed: 2 May 2024).