Dr. Sheikh Md. Rabiul Islam, and Md. Jobayer Hossain. 2012. “Gate Level Design of a Digital Clock With Asynchronous-Synchronous Logic”. Global Journals of Research in Engineering 12 (F4):17-22. https://engineeringresearch.org/index.php/GJRE/article/view/607.