DR. SHEIKH MD. RABIUL ISLAM; MD. JOBAYER HOSSAIN. Gate Level Design of a Digital Clock with Asynchronous-Synchronous Logic. Global Journals of Research in Engineering, [S. l.], v. 12, n. F4, p. 17–22, 2012. Disponível em: https://engineeringresearch.org/index.php/GJRE/article/view/607. Acesso em: 2 may. 2024.