Dr. Sheikh Md. Rabiul Islam, & Md. Jobayer Hossain. (2012). Gate Level Design of a Digital Clock with Asynchronous-Synchronous Logic. Global Journals of Research in Engineering, 12(F4), 17–22. Retrieved from https://engineeringresearch.org/index.php/GJRE/article/view/607