(1)
Y. Narasimha Rao. ASIC Design, Implementation and Exploration on High Speed Parallel Multiplier. GJRE 2014, 14, 63-69.