Dr. Sheikh Md. Rabiul Islam; Md. Jobayer Hossain. Gate Level Design of a Digital Clock With Asynchronous-Synchronous Logic. GJRE 2012, 12, 17-22.