Dr. Sheikh Md. Rabiul Islam and Md. Jobayer Hossain 2012. Gate Level Design of a Digital Clock with Asynchronous-Synchronous Logic. Global Journals of Research in Engineering. 12, F4 (Mar. 2012), 17–22.