# Introduction he adder is one of the most critical components of a central processing unit. The object of the adders not only adding of bits but also involves in address calculation, subtraction, division and multiplication, the adders are critical components to determine the speed, delay and power of the overall system, low power adders are always preferable. Due to the popularity of portable electronic products low power system has attracted more attention in recent years, an system on chip (SOC) design can contain more and more components that lead to a higher power density. This makes power dissipation reach the limits of what packaging, cooling or other infrastructure can support, reducing the power consumption not only can enhance battery life but also can avoid the overheating problem which would increase the difficulty of packaging or cooling. Therefore the consideration of power consumption in complex SOCs has become a big challenge to designers, moreover in modern VLSI designs [3][4][5]. Lowering power is one of the greatest challenges facing the IC industry Today, temperature profile and battery life requirements for tethered and un tethered systems have made power consumption a primary optimization target for IC industry [2]. IC power consumption consists of three basics components: switching power, short circuit power and leakage power [6][7]. Dynamic power 2 DD L D V f C 2 1 P = (1) Dynamic power is square of supply voltage, therefore by reducing supply voltage we can reduce dynamic power [8]. The leakage power is mainly due to sub threshold current and it may be defined as the drain to source current of the transistor operating in the weak inversion region of MOSFET this subthreshold leakage may be defined as in eq (2) give s a simple method for estimating the leakage current in a single NMOS transistor [9][10][11]. ( ) ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? = t ds t t gs v V V v V I exp 1 exp I 0 s ? (2) V t is the thermal voltage and is given by Q/KT and n is the sub threshold slope coefficient. Generally there are varies leakage reduction techniques based on mode of operation of systems the two operation modes are active mode and stand by mode or idle mode. Most of the leakage power reduction techniques will be based on idle mode [12]. SECTION2: gives an overview of the Novel PMOS and NMOS and their simulation results, SECTION3 presents Novel 3 bit full adder and conventional full adder, SECTION 4 describes experimental results of conventional, Novel full adders and DTMOS full adders, SECTION5gives conclusions. II. # An Over View of Novel PMOS and NMOS Ultra low power operation plays a major role in designing of CMOS circuits in subthreshold regime, for any digital or analog design the basic components are PMOS and NMOS devices, the power consumption of this basic elements determine the overall power of the system. In this section we provide Novel PMOS and NMOS, simulations have been carried out in cadence design frame work to verify the functionality of the # A Conventional CMOS Adder The 28 transistor full adder is the pioneer traditional adder circuit, the schematic of this adder is shown. This adder cell is built using equal number of NFET and PFET transistors, the MOS logic can be realized using equations [1]. Carry: AB+BC+AC (2) SUM: ABC+(A+B+C)C(3) The conventional full adder consumes more power compared to Novel full adder, both conventional and Novel full adders are simulated and their average power is calculated [14]. # Simulation Results and Analysis An investigation has been carried out for calculating average power, static power of conventional full adder and the Novel full adder and compared their powers at 45nm technology using virtuoso design environment. A novel CMOS adder may have an overhead area, but it consumes less power [15]. # Conclusions The performance of many large circuits are strongly dependent on the performance of the full adder circuits that have been used. An attempt has been made to design 84T novel full adder with low power consumption. In this paper we have simulated conventional full adder and Novel full adder and calculated average power. As mentioned earlier as the technology advances apart of dynamic power, there will be a equal part of leakage power, therefore a Novel full adder will suitable for low power design. ![Figure 1 : Novel PMOS](image-2.png "") 3![Figure 3 : Conventional full adder](image-3.png "Figure 3 :") 4![Figure 4 : Full adder with novel PMOS and NMOS](image-4.png "Figure 4 :") 1Voltage Is 0.6vParameterFull Adder With Novel PMOS & NMOSConventional CMOS full adderDTCMOS full adderAvg. Power97.23nw105.8nw243nwDelay150ps580ps291psPDP1.456×10-1761×10-15 7.07×10-17 2Conventional CMOS Full Adder Versus Novel Full Adderat 45nm and Supply Voltage Is 1.1vParameterFull Adder With Novel PMOS & NMOSConventional CMOS full adderAvg. power0.43µw1.88µwDelay72ps43psPDP3.152×10 -178.084×10 -17 3Adder and Conventional Full Adder with Supply Voltageof 1.1v @180nmParameterFull Adder With Novel PMOS & NMOSConventional CMOS full adderAvg. power69.49µw32.8µwDelay217ps166psPDP15×10 155.45×10 15 4Adder, DTCMOS Full Adder and Conventional FullAdder at 45nm with 0.6vParameterFull Adder With Novel PMOS & NMOSConventional CMOS full adderDTCMOS full adderStatic powerwhen all inputs are at9.159pw8.688pw109.4nw0.6vStatic powerwhen all inputs are at14pw8.756pw78nw0v 5Adder and Conventional Full Adder at 45nm With1.1vParameterFull Adder With Novel PMOS & NMOSConventional CMOS full adderStatic power whenall inputs are at44.6pw30.97pw0.6vStatic power when all inputs are at 0v52.18pw28.76pw 6Adder, And Conventional Full Adder At 180nm With1.8vParameterFull Adder With Novel PMOS & NMOSConventional CMOS full adderStatic power whenall inputs are at30.97pw69.25pw1.8vStatic power when all inputs are at 0v590pw97.5pwV. © 2013 Global Journals Inc. (US) ( ) © 2013 Global Journals Inc. (US) ( ) F * An Improved SOI CMOS Technology Based Circuit Technique for Effective Reduction of Standby Subthreshold Leakage MdManish Kumar1 Anwar Hussain1 KSajal Paul2 Circuits and Systems, Scientific Research October 2013, 4 * The Potential of Ultrathin-Film SOI Devices for Low-Power and High-Speed Applications YKado IEICE Transactions on Electronics 3 1997 * Recent Advances in SOI Materials and Device Technologies for High Temperature SCristoloveanu GReichert Proceedings of High-Temperature Electronic Materials, Devices and Sensors High-Temperature Electronic Materials, Devices and SensorsSan Diego 22-27 February 1998 * Single Chip Wireless Systems Using SOI RReedy Proceedings of the International SOI Conference the International SOI ConferenceSan Diego 4-7 October 1999 * Performance/ Complexity Space Exploration: Bulk vs. SOI SJAbou-Samra AGuyot Proceedings of the International Workshop on Power and Timing Modelling, Optimization and Simulation, Lyngby the International Workshop on Power and Timing Modelling, Optimization and Simulation, Lyngby October 1998 * A New Design of the CMOS Full Adder NZhuang HWu IEEE Journal of Solid-state Circuits 27 5 1992 * A High-Speed Hybrid Full Adder RKNavi MdRezaSaatchi ODaei European Journal of Scientific Research 26 1 2009 * Designing Low-Power Energy Recovery Adders Based On Pass Transistor Logic DSoudris VPavlidis AThanailakis 2001 IEEE * A Novel Low Power Energy Recovery Full Adder Cell RShalem EJohn LKJohn publisher unknown * Ultra Low-Power Full-Adder for Biomedical Applications ESChew MWPhyu WLGoh 2009 IEEE pp115-118 * Design of robust, energy efficient full adders for deep-submicrometer design using hybrid CMOS logic style SGoel AKumar MABayoumi IEEE Transactions on VLSI Systems 4 12 2006 * Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library ABlotti RCastellucci Saletti PATMOS 2002 * Implementation of Low Power Digital Multipliers Using 10 Transistor Adder Blocks KDhireesha John Journal of Low power Electronics 3 2005 * Performance Evaluation of Adiabatic Gates MAlioto GPalumbo IEEE Trans on Circuits and Systems-I 47 9 2000 * A Comparison of Some Circuit Schemes for Semi-Reversible Adiabatic Logic ABlotti . S DiPascoli RSaletti International Journal of Electronics 89 2 2002