The traditional platforms for implementing hearing aid algorithms have been application specific integrated circuits (ASIC) and some general purpose DSP chips. One of the most important issues involved in hearing aid design is power consumption, i.e., battery life. This paper introduces an alternative method for implementing hearing aid algorithms by using truncated-matrix multipliers. These designs can offer a significant reduction in power consumption and chip area. However, the approach can often increase computational error but it can be partially compensated for by introducing a method of coefficient shifting of the filter weights. This latter approach significantly reduces the computational error resulting in improved system performance.

How to Cite
L. HEMMINGER, E. GEORGE WALTERS, Thomas. Reducing Hearing Aid Power Consumption Using Truncated-Matrix Multipliers. Global Journal of Research In Engineering, [S.l.], june 2013. ISSN 2249-4596. Available at: <https://engineeringresearch.org/index.php/GJRE/article/view/820>. Date accessed: 18 jan. 2022.