@incollection{, BF7EA05AD2A5C3DEEBCBEC21211B327B , author={{Dr.C.Chandrasekhar} and {Dr. S.NarayanaReddy} and {S.V.University, Tirupathi.}}, journal={{Global Journal of Researches in Engineering}}, journal={{GJRE}}2249-45960975-586110.34257/gjre, address={Cambridge, United States}, publisher={Global Journals Organisation}1282535 } @incollection{b0, , title={{Factoring Wavelet transforms into Lifting Schemes}} , author={{ IDaubechies } and { WSweldens }} , journal={{The J. of Fourier Analysis and Applications}} 4 , year={1998} } @incollection{b1, , title={{Design and Implementation of a Progressive Image Coding Chip Based on the Lifted Wavelet Transform}} , author={{ CCLiu } and { YHShiau } and { JMJou }} , booktitle={{Proc. of the 11th VLSI Design/CAD Symposium}} of the 11th VLSI Design/CAD SymposiumTaiwan , year={2000} } @incollection{b2, , title={{Lifting Based Discrete Wavelet Transform Architecture for JPEG 2000}} , author={{ CLian } and { KFChen } and { HHChen } and { LGChen }} , booktitle={{IEEE International Symposium on Circuits and Systems}} Sydney, Australia , year={2001} } @incollection{b3, , title={{Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform}} , author={{ CTHuang } and { PCTseng } and { LGChen }} , booktitle={{IEEE Transactions on Signal Processing}} , year={2004} } @incollection{b4, , title={{Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to SIMD parallel computers}} , author={{ CChakrabarti } and { MVishwanath }} , journal={{IEEE Trans. Signal Processing}} 43 3 , year={March 1995} } @incollection{b5, , title={{Architectures for wavelet transforms: A survey}} , author={{ CChakrabarti } and { MVishwanath } and { RMOwens }} , journal={{Journal of VLSI Signal Processing}} 4 2 , year={1996} } @incollection{b6, , title={{VLSI architectures for the discrete wavelet transform}} , author={{ RMVishwanath } and { MJOwens } and { Irwin }} , journal={{IEEE Trans. Circuits and Syst}} II 5 , year={May 1995} } @incollection{b7, , title={{Evaluation of design alternatives for the 2-Ddiscrete wavelet transform}} , author={{ NDZervas } and { GPAnagnostopoulos } and { VSpiliotopoulos } and { YAndreopoulos } and { CEGoutis }} , journal={{IEEE Trans. Circuits and Syst. Video Technol}} 11 2 , year={December 2001} } @book{b8, , title={{Custom Memory Management Methodology -Exploration of Memory management Organization for Embedded Multimedia System Design}} , author={{ FCatthoor } and { SWuytack } and { EDe Greff } and { FBalasa } and { LNachtergale } and { AVandecappele }} , year={1998} , publisher={Kluwer Academic Publishers} } @book{b9, , title={{A High-Performance and Memory-Efficient}} , author={{ Bing-FeiWu } and { Chung-FuLin }} } @incollection{b10, , title={{Nagabushnam, Cyril Prasanna Raj P, Ramachandra, Design and FPGA Implementation of Modified Distributive Arithmetic Based DWT-IDWT Processor for Image Compression}} , journal={{IEEE Trans. on circuit and systems for video Technology}} 15 12 , year={December 2005 11. 2009} , note={European Journal of Scientific Research} } @incollection{b11, , title={{Cyril Prasanna Raj P, Low power DWT for image compression}} , journal={{SASTech Journal}} 7 , year={2008} } @incollection{b12, , title={{Efficient high-speed/low-power pipelined architecture for the direct 2-D discrete wavelet transform}} , author={{ FMarino }} , journal={{IEEE Trans. Circuits Systems}} II 12 , year={2000} } @incollection{b13, , title={{High speed lattice based VLSI architecture of 2D discrete wavelet transform for real-time video signal processing}} , author={{ TPark } and { SJung }} , journal={{IEEE Trans. Consumer Elect}} 48 4 , year={2002} } @incollection{b14, , title={{A Highperformance and Memory-Efficient VLSI Architecture with Parallel Scanning method for 2-D Lifting-Based Discrete Wavelet Transform}} , author={{ Yeong-KangLai } and { Lien-FeiChen } and { Yui-ChihShih }} , journal={{IEEE Transaction on Consumer Electronics}} 55 2 , year={May 2009} } @book{b15, , title={{Multirate systems and Filter Banks}} , author={{ PPVaidyanathan }} , year={1993} , publisher={Prenctice-Hall} , address={Englewood Cliffs} } @incollection{b16, , title={{A Survey on Lifting-based Discrete Wavelet Transform Architectures}} , author={{ TinkuAcharya } and { ChaitaliChakrabarti }} , journal={{Journal of VLSI Signal Processing}} 42 , year={2006} } @book{b17, , author={{ HENeil } and { DavidWeste } and { Harris }} , title={{CMOS VLSI Design -A Circuit and System Perspective}} , publisher={Pearson Education} , year={2005} , note={3rd edition} } @incollection{b18, , title={{Design and VLSI implementation of Pipelined Multiply Accumulate Unit}} , author={{ CyrilS PrasannaShanthala } and { PRaj } and { DrS YKulkarni }} , booktitle={{was presented at International Conference on Emerging Trends in Engineering and Technology (ICETET 09) during 16th -18th December 2009 at G.H. Raisoni College of Engineering}} Nagpur (Maharashtra } @incollection{b19, , title={{Memory Efficient and Low power VLSI architecture for 2-D Lifting based DWT with Dual data Scan Technique}} , author={{ ADDarji } and { ANChandorkar } and { SNMerchant }} , booktitle={{Recent Researches in Circuits, Systems and Signal Processing}} }