@incollection{,
	
					
					
					A16F1C7016FFE81F0F93367E25F759C7
				,
	author={{N. SureshKumar} and {GITAM University}},
	journal={{Global Journal of Researches in Engineering}},
	journal={{GJRE}}2249-45960975-586110.34257/gjre,
	address={Cambridge, United States},
	publisher={Global Journals Organisation}1162933
}

@book{b0,
	
	
		,
	title={{Delay balancing using latches}}
		,
	author={{
			Chuan-HuaChang
		}}
		
			
			,
	address={Ann Arbor}
		
		
			University of Michigan
		
	
	,
	note={citeseerx.ist.psu.edu/viewdoc/down load?doi=10.1.1.76.6171}

}

@incollection{b1,
	
	
		,
	title={{REFERENCES RÉFÉRENCES REFERENCIAS 3. Suryanarayana B. Tatapudi, Student Member}}
		,
	author={{
			TFeng
		}}
	
	
		,
	booktitle={{I2MTC 2008 -IEEE International Instrumentation and Measurement Technology Conference}}
				Victoria, Vancouver Island, Canada
		
			,
	publisher={IEEE}
			,
	year={May 12-15, 2008. May 2006}
			53
		
	
	,
	note={A Mesychronous high performance digital systems}

}

@incollection{b2,
	
	
		,
	title={{Timing constraints for wave pipelined systems}}
		,
	author={{
			C
		} and {
			ThomasGay
		}}
		
	
	
		,
	journal={{IEEE transactions on Computer aided design of integrated circuits}}
		
			13
			8
			
			,
	year={august 1994}
		
	

}

@book{b3,
	
	
		,
	title={{A high performance hybrid wave pipelined linear feedback shift register with skew tolerant clocks}}
		,
	author={{
			Jabulaninyathi
		}}
		
			,
	year={2004}
			,
	publisher={IEEE}
			
		
	

}

@incollection{b4,
	
	
		,
	title={{Maximum rate pipelined systems}}
		,
	author={{
			LCotten
		}}
	
	
		,
	booktitle={{Proc. AFIPS Spring Joint Comput. Conf}}
				AFIPS Spring Joint Comput. Conf
		
			,
	year={1969}
		
	

}

@incollection{b5,
	
	
		,
	title={{Effect of Interrupt Logic on Delay Balancing Circuit}}
		,
	author={{
			KSuresh
		}}
	
	
		,
	journal={{International Journal of Computer Applications}}
		
			27
			4
			
			,
	year={August 2011. 2011}
			,
	publisher={US}
		
	
	,
	note={Global Journals Inc.}

}