\documentclass[11pt,twoside]{article}\makeatletter

\IfFileExists{xcolor.sty}%
  {\RequirePackage{xcolor}}%
  {\RequirePackage{color}}
\usepackage{colortbl}
\usepackage{wrapfig}
\usepackage{ifxetex}
\ifxetex
  \usepackage{fontspec}
  \usepackage{xunicode}
  \catcode`⃥=\active \def⃥{\textbackslash}
  \catcode`❴=\active \def❴{\{}
  \catcode`❵=\active \def❵{\}}
  \def\textJapanese{\fontspec{Noto Sans CJK JP}}
  \def\textChinese{\fontspec{Noto Sans CJK SC}}
  \def\textKorean{\fontspec{Noto Sans CJK KR}}
  \setmonofont{DejaVu Sans Mono}
  
\else
  \IfFileExists{utf8x.def}%
   {\usepackage[utf8x]{inputenc}
      \PrerenderUnicode{–}
    }%
   {\usepackage[utf8]{inputenc}}
  \usepackage[english]{babel}
  \usepackage[T1]{fontenc}
  \usepackage{float}
  \usepackage[]{ucs}
  \uc@dclc{8421}{default}{\textbackslash }
  \uc@dclc{10100}{default}{\{}
  \uc@dclc{10101}{default}{\}}
  \uc@dclc{8491}{default}{\AA{}}
  \uc@dclc{8239}{default}{\,}
  \uc@dclc{20154}{default}{ }
  \uc@dclc{10148}{default}{>}
  \def\textschwa{\rotatebox{-90}{e}}
  \def\textJapanese{}
  \def\textChinese{}
  \IfFileExists{tipa.sty}{\usepackage{tipa}}{}
\fi
\def\exampleFont{\ttfamily\small}
\DeclareTextSymbol{\textpi}{OML}{25}
\usepackage{relsize}
\RequirePackage{array}
\def\@testpach{\@chclass
 \ifnum \@lastchclass=6 \@ne \@chnum \@ne \else
  \ifnum \@lastchclass=7 5 \else
   \ifnum \@lastchclass=8 \tw@ \else
    \ifnum \@lastchclass=9 \thr@@
   \else \z@
   \ifnum \@lastchclass = 10 \else
   \edef\@nextchar{\expandafter\string\@nextchar}%
   \@chnum
   \if \@nextchar c\z@ \else
    \if \@nextchar l\@ne \else
     \if \@nextchar r\tw@ \else
   \z@ \@chclass
   \if\@nextchar |\@ne \else
    \if \@nextchar !6 \else
     \if \@nextchar @7 \else
      \if \@nextchar (8 \else
       \if \@nextchar )9 \else
  10
  \@chnum
  \if \@nextchar m\thr@@\else
   \if \@nextchar p4 \else
    \if \@nextchar b5 \else
   \z@ \@chclass \z@ \@preamerr \z@ \fi \fi \fi \fi
   \fi \fi  \fi  \fi  \fi  \fi  \fi \fi \fi \fi \fi \fi}
\gdef\arraybackslash{\let\\=\@arraycr}
\def\@textsubscript#1{{\m@th\ensuremath{_{\mbox{\fontsize\sf@size\z@#1}}}}}
\def\Panel#1#2#3#4{\multicolumn{#3}{){\columncolor{#2}}#4}{#1}}
\def\abbr{}
\def\corr{}
\def\expan{}
\def\gap{}
\def\orig{}
\def\reg{}
\def\ref{}
\def\sic{}
\def\persName{}\def\name{}
\def\placeName{}
\def\orgName{}
\def\textcal#1{{\fontspec{Lucida Calligraphy}#1}}
\def\textgothic#1{{\fontspec{Lucida Blackletter}#1}}
\def\textlarge#1{{\large #1}}
\def\textoverbar#1{\ensuremath{\overline{#1}}}
\def\textquoted#1{‘#1’}
\def\textsmall#1{{\small #1}}
\def\textsubscript#1{\@textsubscript{\selectfont#1}}
\def\textxi{\ensuremath{\xi}}
\def\titlem{\itshape}
\newenvironment{biblfree}{}{\ifvmode\par\fi }
\newenvironment{bibl}{}{}
\newenvironment{byline}{\vskip6pt\itshape\fontsize{16pt}{18pt}\selectfont}{\par }
\newenvironment{citbibl}{}{\ifvmode\par\fi }
\newenvironment{docAuthor}{\ifvmode\vskip4pt\fontsize{16pt}{18pt}\selectfont\fi\itshape}{\ifvmode\par\fi }
\newenvironment{docDate}{}{\ifvmode\par\fi }
\newenvironment{docImprint}{\vskip 6pt}{\ifvmode\par\fi }
\newenvironment{docTitle}{\vskip6pt\bfseries\fontsize{22pt}{25pt}\selectfont}{\par }
\newenvironment{msHead}{\vskip 6pt}{\par}
\newenvironment{msItem}{\vskip 6pt}{\par}
\newenvironment{rubric}{}{}
\newenvironment{titlePart}{}{\par }

\newcolumntype{L}[1]{){\raggedright\arraybackslash}p{#1}}
\newcolumntype{C}[1]{){\centering\arraybackslash}p{#1}}
\newcolumntype{R}[1]{){\raggedleft\arraybackslash}p{#1}}
\newcolumntype{P}[1]{){\arraybackslash}p{#1}}
\newcolumntype{B}[1]{){\arraybackslash}b{#1}}
\newcolumntype{M}[1]{){\arraybackslash}m{#1}}
\definecolor{label}{gray}{0.75}
\def\unusedattribute#1{\sout{\textcolor{label}{#1}}}
\DeclareRobustCommand*{\xref}{\hyper@normalise\xref@}
\def\xref@#1#2{\hyper@linkurl{#2}{#1}}
\begingroup
\catcode`\_=\active
\gdef_#1{\ensuremath{\sb{\mathrm{#1}}}}
\endgroup
\mathcode`\_=\string"8000
\catcode`\_=12\relax

\usepackage[a4paper,twoside,lmargin=1in,rmargin=1in,tmargin=1in,bmargin=1in,marginparwidth=0.75in]{geometry}
\usepackage{framed}

\definecolor{shadecolor}{gray}{0.95}
\usepackage{longtable}
\usepackage[normalem]{ulem}
\usepackage{fancyvrb}
\usepackage{fancyhdr}
\usepackage{graphicx}
\usepackage{marginnote}

\renewcommand{\@cite}[1]{#1}


\renewcommand*{\marginfont}{\itshape\footnotesize}

\def\Gin@extensions{.pdf,.png,.jpg,.mps,.tif}

  \pagestyle{fancy}

\usepackage[pdftitle={Designing of 3D Transistor based Home Appliances for Low Power Dissipation through Cost Analysis},
 pdfauthor={}]{hyperref}
\hyperbaseurl{}

	 \paperwidth210mm
	 \paperheight297mm
              
\def\@pnumwidth{1.55em}
\def\@tocrmarg {2.55em}
\def\@dotsep{4.5}
\setcounter{tocdepth}{3}
\clubpenalty=8000
\emergencystretch 3em
\hbadness=4000
\hyphenpenalty=400
\pretolerance=750
\tolerance=2000
\vbadness=4000
\widowpenalty=10000

\renewcommand\section{\@startsection {section}{1}{\z@}%
     {-1.75ex \@plus -0.5ex \@minus -.2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\Large\bfseries}}
\renewcommand\subsection{\@startsection{subsection}{2}{\z@}%
     {-1.75ex\@plus -0.5ex \@minus- .2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\Large}}
\renewcommand\subsubsection{\@startsection{subsubsection}{3}{\z@}%
     {-1.5ex\@plus -0.35ex \@minus -.2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\large}}
\renewcommand\paragraph{\@startsection{paragraph}{4}{\z@}%
     {-1ex \@plus-0.35ex \@minus -0.2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\normalsize}}
\renewcommand\subparagraph{\@startsection{subparagraph}{5}{\parindent}%
     {1.5ex \@plus1ex \@minus .2ex}%
     {-1em}%
     {\reset@font\normalsize\bfseries}}


\def\l@section#1#2{\addpenalty{\@secpenalty} \addvspace{1.0em plus 1pt}
 \@tempdima 1.5em \begingroup
 \parindent \z@ \rightskip \@pnumwidth 
 \parfillskip -\@pnumwidth 
 \bfseries \leavevmode #1\hfil \hbox to\@pnumwidth{\hss #2}\par
 \endgroup}
\def\l@subsection{\@dottedtocline{2}{1.5em}{2.3em}}
\def\l@subsubsection{\@dottedtocline{3}{3.8em}{3.2em}}
\def\l@paragraph{\@dottedtocline{4}{7.0em}{4.1em}}
\def\l@subparagraph{\@dottedtocline{5}{10em}{5em}}
\@ifundefined{c@section}{\newcounter{section}}{}
\@ifundefined{c@chapter}{\newcounter{chapter}}{}
\newif\if@mainmatter 
\@mainmattertrue
\def\chaptername{Chapter}
\def\frontmatter{%
  \pagenumbering{roman}
  \def\thechapter{\@roman\c@chapter}
  \def\theHchapter{\roman{chapter}}
  \def\thesection{\@roman\c@section}
  \def\theHsection{\roman{section}}
  \def\@chapapp{}%
}
\def\mainmatter{%
  \cleardoublepage
  \def\thechapter{\@arabic\c@chapter}
  \setcounter{chapter}{0}
  \setcounter{section}{0}
  \pagenumbering{arabic}
  \setcounter{secnumdepth}{6}
  \def\@chapapp{\chaptername}%
  \def\theHchapter{\arabic{chapter}}
  \def\thesection{\@arabic\c@section}
  \def\theHsection{\arabic{section}}
}
\def\backmatter{%
  \cleardoublepage
  \setcounter{chapter}{0}
  \setcounter{section}{0}
  \setcounter{secnumdepth}{2}
  \def\@chapapp{\appendixname}%
  \def\thechapter{\@Alph\c@chapter}
  \def\theHchapter{\Alph{chapter}}
  \appendix
}
\newenvironment{bibitemlist}[1]{%
   \list{\@biblabel{\@arabic\c@enumiv}}%
       {\settowidth\labelwidth{\@biblabel{#1}}%
        \leftmargin\labelwidth
        \advance\leftmargin\labelsep
        \@openbib@code
        \usecounter{enumiv}%
        \let\p@enumiv\@empty
        \renewcommand\theenumiv{\@arabic\c@enumiv}%
	}%
  \sloppy
  \clubpenalty4000
  \@clubpenalty \clubpenalty
  \widowpenalty4000%
  \sfcode`\.\@m}%
  {\def\@noitemerr
    {\@latex@warning{Empty `bibitemlist' environment}}%
    \endlist}

\def\tableofcontents{\section*{\contentsname}\@starttoc{toc}}
\parskip0pt
\parindent1em
\def\Panel#1#2#3#4{\multicolumn{#3}{){\columncolor{#2}}#4}{#1}}
\newenvironment{reflist}{%
  \begin{raggedright}\begin{list}{}
  {%
   \setlength{\topsep}{0pt}%
   \setlength{\rightmargin}{0.25in}%
   \setlength{\itemsep}{0pt}%
   \setlength{\itemindent}{0pt}%
   \setlength{\parskip}{0pt}%
   \setlength{\parsep}{2pt}%
   \def\makelabel##1{\itshape ##1}}%
  }
  {\end{list}\end{raggedright}}
\newenvironment{sansreflist}{%
  \begin{raggedright}\begin{list}{}
  {%
   \setlength{\topsep}{0pt}%
   \setlength{\rightmargin}{0.25in}%
   \setlength{\itemindent}{0pt}%
   \setlength{\parskip}{0pt}%
   \setlength{\itemsep}{0pt}%
   \setlength{\parsep}{2pt}%
   \def\makelabel##1{\upshape ##1}}%
  }
  {\end{list}\end{raggedright}}
\newenvironment{specHead}[2]%
 {\vspace{20pt}\hrule\vspace{10pt}%
  \phantomsection\label{#1}\markright{#2}%

  \pdfbookmark[2]{#2}{#1}%
  \hspace{-0.75in}{\bfseries\fontsize{16pt}{18pt}\selectfont#2}%
  }{}
      \def\TheFullDate{2015-03-15 (revised: 15 March 2015)}
\def\TheID{\makeatother }
\def\TheDate{2015-03-15}
\title{Designing of 3D Transistor based Home Appliances for Low Power Dissipation through Cost Analysis}
\author{}\makeatletter 
\makeatletter
\newcommand*{\cleartoleftpage}{%
  \clearpage
    \if@twoside
    \ifodd\c@page
      \hbox{}\newpage
      \if@twocolumn
        \hbox{}\newpage
      \fi
    \fi
  \fi
}
\makeatother
\makeatletter
\thispagestyle{empty}
\markright{\@title}\markboth{\@title}{\@author}
\renewcommand\small{\@setfontsize\small{9pt}{11pt}\abovedisplayskip 8.5\p@ plus3\p@ minus4\p@
\belowdisplayskip \abovedisplayskip
\abovedisplayshortskip \z@ plus2\p@
\belowdisplayshortskip 4\p@ plus2\p@ minus2\p@
\def\@listi{\leftmargin\leftmargini
               \topsep 2\p@ plus1\p@ minus1\p@
               \parsep 2\p@ plus\p@ minus\p@
               \itemsep 1pt}
}
\makeatother
\fvset{frame=single,numberblanklines=false,xleftmargin=5mm,xrightmargin=5mm}
\fancyhf{} 
\setlength{\headheight}{14pt}
\fancyhead[LE]{\bfseries\leftmark} 
\fancyhead[RO]{\bfseries\rightmark} 
\fancyfoot[RO]{}
\fancyfoot[CO]{\thepage}
\fancyfoot[LO]{\TheID}
\fancyfoot[LE]{}
\fancyfoot[CE]{\thepage}
\fancyfoot[RE]{\TheID}
\hypersetup{citebordercolor=0.75 0.75 0.75,linkbordercolor=0.75 0.75 0.75,urlbordercolor=0.75 0.75 0.75,bookmarksnumbered=true}
\fancypagestyle{plain}{\fancyhead{}\renewcommand{\headrulewidth}{0pt}}

\date{}
\usepackage{authblk}

\providecommand{\keywords}[1]
{
\footnotesize
  \textbf{\textit{Index terms---}} #1
}

\usepackage{graphicx,xcolor}
\definecolor{GJBlue}{HTML}{273B81}
\definecolor{GJLightBlue}{HTML}{0A9DD9}
\definecolor{GJMediumGrey}{HTML}{6D6E70}
\definecolor{GJLightGrey}{HTML}{929497} 

\renewenvironment{abstract}{%
   \setlength{\parindent}{0pt}\raggedright
   \textcolor{GJMediumGrey}{\rule{\textwidth}{2pt}}
   \vskip16pt
   \textcolor{GJBlue}{\large\bfseries\abstractname\space}
}{%   
   \vskip8pt
   \textcolor{GJMediumGrey}{\rule{\textwidth}{2pt}}
   \vskip16pt
}

\usepackage[absolute,overlay]{textpos}

\makeatother 
      \usepackage{lineno}
      \linenumbers
      
\begin{document}

             \author[1]{Mr. Prashant  Kumar}

             \author[2]{Dr. Ajita  Pathak}

             \affil[1]{  Amity University, India}

\renewcommand\Authands{ and }

\date{\small \em Received: 9 February 2015 Accepted: 28 February 2015 Published: 15 March 2015}

\maketitle


\begin{abstract}
        


With the reference for need of human beings to develop the low power dissipation based device which operates in very low power and reduce the cost for operation and design of device. This paper is an attempt to introduce the reader into the world of VLSI Technology and its implementation on Fabrication for designing the device. Our endeavor is to create the new invention on device which features very low power dissipation and cost reduction in designing this type of transistor through fabrication process for starting the revolution in the field of consumer electronics.

\end{abstract}


\keywords{introduction, description of 3D transistor, critical role of transistor, application in home appliances, theoretical specification and analysis, pract}

\begin{textblock*}{18cm}(1cm,1cm) % {block width} (coords) 
\textcolor{GJBlue}{\LARGE Global Journals \LaTeX\ JournalKaleidoscope\texttrademark}
\end{textblock*}

\begin{textblock*}{18cm}(1.4cm,1.5cm) % {block width} (coords) 
\textcolor{GJBlue}{\footnotesize \\ Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. \emph{Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.}}
\end{textblock*}


\let\tabcellsep& 	 	 		 
\section[{Introduction}]{Introduction}\par
he Electronic devices play a very important role in fabrication and designing through operation in VLSI Technology as the feature of Low Power Dissipation and Size Reduction in Device. This VLSI Technology provides the various future aspects for Low Power Dissipation and Cost Reduction in operation or design aspects for fabrication. This technology provides the platform for various Researchers to enable this technology operating on nano watts of power with very small size performing the features.\par
The fabrication of VLSI Technology based on the Compact Size, Integration of Components and packaged Multiple Components in a Silicon Chip with Silicon Vias Technology. The 3D Transistor provides the fabrication up to 16 nm technology through feasibility in consumer electronics based devices. The present Fabrication Technology which fabricates up to 32 nm of technology for designing the layout of transistor. The components used for fabrication of Home Appliances based device is a microcontroller based application that provides the key features for using very less components and reduction in size of transistors.\par
This technology provides the various concepts for designing aspect, low power dissipation and reduction in size for packaging of transistors. The packaging of transistor is based on various aspects for designing, small size and low power dissipation in transistor characteristics.\par
Author ? ?: Amity University, Uttar Pradesh, India. e-mail: prashantkumar.farse@gmail.com, apathak@amity.edu II. 
\section[{Description of 3D Transistor}]{Description of 3D Transistor}\par
The 3D Transistor is the transistor that supports the 16 nm technology for designing aspects through packaging and integration density of Integrated Circuits. The 3D Transistor provides the technology for operating the home appliances based devices like Television, Cell Phone, Refrigerator, Air Conditioner, Computer Peripherals and Electronic Tablets to perform this technology with low cost design, transistor packaging and reduction in size of transistors. The term low cost design refers to that its manufacturing cost will be very less and it can be around 10\% of original price. The design and implementation process for making 3D Transistor is based on the software based fabrication process which provides the novel 3D Transistor at 22 nm technalogy for provide the computer applications in microprocessor based devices. The 3D Transistor provide this features for 16 nm technology at home appliances based applications in microcontroller based devices. The 3D Transistor is the transistor that provides the VLSI Technology up to 22 nm size for microprocessor based devices and 16 nm for microcontroller based devices.\par
The 3D Transistor is based on Three Dimensional View for changing the structure of Gate with increasing its height and reducing its length for inventing the features of operation of two transistor in single Silicon Substrate. This terminology provide the various features for reduction in size, low power dissipation, less packaging density and easily designing of circuits that give the digital processing for operation of signals. The manufacturing device from this technology (3D Transistor) is based on digital aspects for analyzing and removes the analog system portion in the electronic circuits. This technology provide the easy level for processing of digital signals that would be much easier for analyzing and synthesizing the electronic circuits through this technology of 3D or FinFET Transistor in the application of consumer electronics based device. This 3D Transistor has shown similarities as FinFET Transistor because its size of "Gate" Structure which structured as "Fin" shape of fish that provide the practical aspects view for designing this T type of transistor in different fabrication labs of different countries.  The Critical Role of Transistor depends on the designing of "Gate" Structure which tends to change the structure of transistor for performing the new invention in this transistor that can work in all electronic circuits based on home appliances. This is the Critical Role of Transistor that performs the changing of Gate Structure provide the new structure and operation of this new innovative 3D Transistor. 
\section[{Critical Role of Transistor}]{Critical Role of Transistor}\par
In our Human Body, the Brain is the most essential and important organ for controlling all the body parts. This terminology also related with 3D Transistor for the designing of "Gate" Structure (main part of transistor) tends to change the structure, operations and size density of this innovative 3D Transistor which is applicable for operating a Home Appliances based device in the field of Consumer Electronics. The use of this technology in Consumer Electronics will reduce its manufacturing cost or original price for less operations, reduction in size of transistor and easy smooth designing of electronic circuits through using this Silicon Vias Technology in fabrication of 3D Transistor based Home Appliances.  The 3D Transistor provides the various aspects and features in applications of home appliances. The device which has fabricated from 3D Transistor through Silicon Vias Technology provide the feature of high speed efficiency, increasing clock speed, low power consumption, very low manufacturing cost, easy smooth designing of circuits, enable of digital processing, unsupported the analog components, reduction in size, easy analyzing and synthesizing of electronic circuits. The application of 3D Transistor provides the various features and advantages: a) Television This device provide the high speed efficiency, very low power dissipation, high screen resolution display, high graphics and improvement in visualization characteristics for better quality videos and pictures. 
\section[{Global Journal of Researches in Engineering}]{Global Journal of Researches in Engineering} 
\section[{Application in Home Appliances}]{Application in Home Appliances} 
\section[{b) Cell Phone}]{b) Cell Phone}\par
Cell Phone provide the features of high speed processing, ultra low power dissipation, high screen display resolution, very high speed signal processing, implement to 5G and 6G mobile communication technology for future prospective. c) Electronic Tablet Electronic Tablet performs the high speed internet processing, high screen resolution display, better quality resolution of video and pictures, virtual gaming zone, implement to 5G and 6G mobile communication for processing of networks. 
\section[{d) Computer Peripherals}]{d) Computer Peripherals}\par
The Computer Peripherals perform the high speed processing, increase the clock speed up to 20-50 GHz, increase the RAM (processing speed) and implement Fifth Generation of Humanoid Computing Devices. 
\section[{e) Air Conditioner and Refrigerator}]{e) Air Conditioner and Refrigerator}\par
Air Conditioner and Refrigerator perform the various features for digital processing, very low power dissipation (enable for operation through DC Source) and sixth sense features for operating the device through user friendly manner and cost reduction for manufacturing the device.\par
V. 
\section[{Theoretical Specification and Analysis}]{Theoretical Specification and Analysis}\par
The theoretical specification and analysis of 3D Transistor based on the various features for designing, operations, implement on fabrication and change the fabrication structure. This strategy provide the theoretical details for the operation of present layout of 2D Transistor and design prospective layout of 3D Transistor. The 3D Transistor provides increase in height of Gate which tends to increase in height of Oxidation Layer and operating this 3D Transistor as operation of two transistors in single Silicon Substrate for the enhancement of Source and Drain in 3D Transistor which will have fabricated by Silicon Vias Technology. The 2D Transistor provides the Gate designing on the basis of MOSFET or MESFET or IGFET Structure which could developed by fabrication process.    
\section[{Practical Specification and Analysis}]{Practical Specification and Analysis} 
\section[{Process of Fabrication}]{Process of Fabrication}\par
The process of fabrication is based on the following features that implements through Silicon Vias Technology for converting the design layout of project to fabrication of transistors. These processes can be defined in various small following points which tend to characterize this process are:  
\section[{Result and Conclusion}]{Result and Conclusion}\par
From here, I have now discussed all the points related to 3D Transistor based Home Appliances for low power dissipation, reduction in size through cost analysis and synthesis for the testing of electronic circuits fabricated from layout of 3D Transistor to become the most efficient technologies in future prospective. This terminology will create a new revolution in the production of Consumer electronics based devices which reduces manufacturing cost, high processing speed of device and easiest complexity of transistor to be packaged on a electronic circuit through inventing the digital revolution of generation in the field of electronics.\par
The 3D Transistor based Home Appliance is the starting era of technology for designing the home appliance based devices which invents for being applicable this technology to home appliances. The present scenario of technologies which are applicable for this Silicon Vias Process manufactures the Microprocessor, Microcontroller, Integrated Circuits and Embedded System based Devices which is a very complex processing device. This technology of 3D Transistor provide the various aspects for designing and implementing the electronic circuit through Silicon Vias Technology which tends to low power dissipation, high processing speed, easier packaging of device and reduction in size to become the digital generation of revolution in the world.\begin{figure}[htbp]
\noindent\textbf{}\includegraphics[]{image-2.png}
\caption{\label{fig_0}Fe}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{1}\includegraphics[]{image-3.png}
\caption{\label{fig_1}Figure 1 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{}\includegraphics[]{image-4.png}
\caption{\label{fig_2}(}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{2}\includegraphics[]{image-5.png}
\caption{\label{fig_3}Figure 2 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{3}\includegraphics[]{image-6.png}
\caption{\label{fig_4}FFigure 3 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{45}\includegraphics[]{image-7.png}
\caption{\label{fig_5}Figure 4 :FFigure 5 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{7}\includegraphics[]{image-8.png}
\caption{\label{fig_6}FFigure 7 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{20158}\includegraphics[]{image-9.png}
\caption{\label{fig_7}Year 2015 FFigure 8 :}\end{figure}
 			\footnote{© 2015 Global Journals Inc. (US)} 		 		\backmatter  			 
\subsection[{Global Journal of Researches in Engineering ( ) Volum}]{Global Journal of Researches in Engineering ( ) Volum}\par
Year 2015			 			  				\begin{bibitemlist}{1}
\bibitem[Goorey and Poole]{b15}\label{b15} 	 		‘An Introduction to High Performance Laminates and the Importance of Using Chemical Process in PCB Fabrication’.  		 			M Goorey 		,  		 			M Poole 		.  	 	 		\textit{Rohm and Haas Electronic Materials},  				 	 
\bibitem[Chen et al. (2007)]{b5}\label{b5} 	 		‘Analysis and Suppression of Inductive Interference in Active Integrated Power Electronics Module’.  		 			Qiaoliang Chen 		,  		 			Xu Yang 		,  		 			Zhoan Wang 		,  		 			Lianghua Zhang 		.  	 	 		\textit{Power Electronics Specialists Conference 2007 (PESC'07)},  				June 2007. p. .  	 
\bibitem[Berti and Muraka (1995)]{b6}\label{b6} 	 		‘Characterization of PVD-TiN as the Diffusion Barrier/Adhesion Promoter for use in a multilevel copper Interconnection Technology’.  		 			A Berti 		,  		 			S P Muraka 		.  	 	 		\textit{University/ Government/ Industry Microelectronics Symposium},  				1995. May 1995. p. .  	 	 (Proceedings of the Eleventh Blennial) 
\bibitem[Simonot et al.]{b9}\label{b9} 	 		\textit{Design and Characterization of an Integrated CMOS Gate Drive for Power MOSFETs},  		 			T Simonot 		,  		 			N Rouger 		,  		 			J C Creiber 		.  		 ECCE 2010.  		 	 
\bibitem[Kong et al. (2007)]{b10}\label{b10} 	 		‘Design of a Synchronous -Rectified Back Bootstrap MOSFET drives for Voltage Regulator Module’.  		 			Ming Kong 		,  		 			Wei Yan 		,  		 			Wenhong Li 		.  	 	 		\textit{ASIC 2007, ASICON'07, 7 th International Conference},  				October 2007. p. .  	 
\bibitem[Hopkins ()]{b13}\label{b13} 	 		‘Designing with Thermal Impedance’.  		 			T Hopkins 		.  	 	 		\textit{SGS-Thompson Application Note AN261/0189, Semitherm Proceeding},  				1988.  	 
\bibitem[Kengen et al.]{b3}\label{b3} 	 		‘Development of Matrix Clip Assembly for Power MOSFET Packages’.  		 			M Kengen 		,  		 			W Peels 		,  		 			D Heges 		.  	 	 		\textit{Microelectronics and Packaging Conference 2009 (EMPC'09)},  				 	 	 (European Voulme 4) 
\bibitem[Stockneier (2008)]{b1}\label{b1} 	 		‘From Packaging to "Un"-Packaging Trends in Power Semiconductor Modules’.  		 			T Stockneier 		.  	 	 		\textit{Power Semiconductor Devices and IC's 2008, ISPSD'08, 20 th International Symposium},  				May 2008. 1 p. .  	 
\bibitem[Scott Bruce Clendenning et al. (2011)]{b16}\label{b16} 	 		‘Indian Patent Office: 790/DEL/2013; Inventor: Prashant Kumar’.  		 			Niloy Scott Bruce Clendenning 		,  		 			Ravi Mukherjee 		,  		 			Pillarisetty 		.  		 Patent: US 7964 490 B2.  	 	 		\textit{Methods of Forming Nickel Sulfide Film on a Semiconductor Device},  				June 21, 2011. March 19, 2013. 18.  	 	 (Application of Innovative 3D Transistor in Home Appliances) 
\bibitem[Kliger (2003)]{b11}\label{b11} 	 		‘Integrated Transformer -Coupled Isolation’.  		 			R Kliger 		.  	 	 		\textit{IEEE Xplore}  		March 2003. 6  (4)  p. .  	 	 (Instrumentation and Measurement Magazine) 
\bibitem[Liu et al. ()]{b7}\label{b7} 	 		 			R S Liu 		,  		 			C C You 		,  		 			M S Tsai 		,  		 			S F Hu 		,  		 			K Lee 		,  		 			J Lu 		.  	 	 		\textit{Growth of Nano Sized Copper Seed Layer on TiN and TaSiN by new Non-Toxic Electroless Plating},  				2002. 2002. 2002. p. .  	 	 (Proceedings 2002, 2 nd IEEE Conference) 
\bibitem[Creiber and Rouger (2008)]{b12}\label{b12} 	 		\textit{Loss Free Gate Driver Unipolar Power Supply for High Side Power Transistors},  		 			J C Creiber 		,  		 			N Rouger 		.  		May 2008. 23 p. .  	 
\bibitem[Luechinger (2007)]{b2}\label{b2} 	 		‘Ribbon Bonding -A Scalable Interconnect for Power QFN Packages’.  		 			C Luechinger 		.  	 	 		\textit{Electronics Packaging Technology Conference (EPTC) 2007},  				December 2007. 9 p. .  	 
\bibitem[Sage and Gross]{b8}\label{b8} 	 		 			M G Sage 		,  		 			D R Gross 		.  		\textit{Trends in MCM and Microelectronics Assembly},  				MCB Up Limited.  	 
\bibitem[Weide (2008)]{b4}\label{b4} 	 		‘Simulation of Migration Effect in Solder Bumps, Device and Material Reliability’.  		 			K Zaage Weide 		.  	 	 		\textit{IEEE Transactions},  				September 2008. 8 p. .  	 
\bibitem[Rouger and Crebier (2008)]{b0}\label{b0} 	 		‘Toward Generic Fully Integrated Gate Driver Power Supplies’.  		 			N Rouger 		,  		 			J C Crebier 		.  	 	 		\textit{Power Electronics on IEEE Transactions},  				July 2008. 23 p. .  	 
\bibitem[Rochr and Shiner ()]{b14}\label{b14} 	 		‘Transisent Thermal Resistance -General Data and Its Use’.  		 			Bell Rochr 		,  		 			Brycer Shiner 		.  	 	 		\textit{AN569 in Motorola Power Applications Manual},  				1990. p. .  	 
\end{bibitemlist}
 			 		 	 
\end{document}
