ASIC Design, Implementation and Exploration on High Speed Parallel Multiplier
Keywords:
throughput, power consumption, area, pipeline, fast adders, vedic multiplier
Abstract
Designing multiplier is always a challenging and interesting job in order to satisfy user needs as per demand Vedic multiplier is prominent system for faster result and optimized circuit design In any digital system the throughput and power consumption decides the performance The present work mainly concentrated on Vedic multiplier power consumption and throughput In much faster computing and parallel processing architectures pipeline motivates for higher throughput This is motivated to incorporate pipeline in the present work to enhance the performance of the Vedic multiplier In the present paper area and power consumption is also taken into consideration along with throughput These parameters are compared for different fast adders such as RCA CSLA LFA BKA KGA in Vedic multiplier The Vedic multipliers are designed and analysed using Cadense RTL Compiler v08 10
Downloads
- Article PDF
- TEI XML Kaleidoscope (download in zip)* (Beta by AI)
- Lens* NISO JATS XML (Beta by AI)
- HTML Kaleidoscope* (Beta by AI)
- DBK XML Kaleidoscope (download in zip)* (Beta by AI)
- LaTeX pdf Kaleidoscope* (Beta by AI)
- EPUB Kaleidoscope* (Beta by AI)
- MD Kaleidoscope* (Beta by AI)
- FO Kaleidoscope* (Beta by AI)
- BIB Kaleidoscope* (Beta by AI)
- LaTeX Kaleidoscope* (Beta by AI)
How to Cite
Published
2014-03-15
Issue
Section
License
Copyright (c) 2014 Authors and Global Journals Private Limited
This work is licensed under a Creative Commons Attribution 4.0 International License.