\documentclass[11pt,twoside]{article}\makeatletter

\IfFileExists{xcolor.sty}%
  {\RequirePackage{xcolor}}%
  {\RequirePackage{color}}
\usepackage{colortbl}
\usepackage{wrapfig}
\usepackage{ifxetex}
\ifxetex
  \usepackage{fontspec}
  \usepackage{xunicode}
  \catcode`⃥=\active \def⃥{\textbackslash}
  \catcode`❴=\active \def❴{\{}
  \catcode`❵=\active \def❵{\}}
  \def\textJapanese{\fontspec{Noto Sans CJK JP}}
  \def\textChinese{\fontspec{Noto Sans CJK SC}}
  \def\textKorean{\fontspec{Noto Sans CJK KR}}
  \setmonofont{DejaVu Sans Mono}
  
\else
  \IfFileExists{utf8x.def}%
   {\usepackage[utf8x]{inputenc}
      \PrerenderUnicode{–}
    }%
   {\usepackage[utf8]{inputenc}}
  \usepackage[english]{babel}
  \usepackage[T1]{fontenc}
  \usepackage{float}
  \usepackage[]{ucs}
  \uc@dclc{8421}{default}{\textbackslash }
  \uc@dclc{10100}{default}{\{}
  \uc@dclc{10101}{default}{\}}
  \uc@dclc{8491}{default}{\AA{}}
  \uc@dclc{8239}{default}{\,}
  \uc@dclc{20154}{default}{ }
  \uc@dclc{10148}{default}{>}
  \def\textschwa{\rotatebox{-90}{e}}
  \def\textJapanese{}
  \def\textChinese{}
  \IfFileExists{tipa.sty}{\usepackage{tipa}}{}
\fi
\def\exampleFont{\ttfamily\small}
\DeclareTextSymbol{\textpi}{OML}{25}
\usepackage{relsize}
\RequirePackage{array}
\def\@testpach{\@chclass
 \ifnum \@lastchclass=6 \@ne \@chnum \@ne \else
  \ifnum \@lastchclass=7 5 \else
   \ifnum \@lastchclass=8 \tw@ \else
    \ifnum \@lastchclass=9 \thr@@
   \else \z@
   \ifnum \@lastchclass = 10 \else
   \edef\@nextchar{\expandafter\string\@nextchar}%
   \@chnum
   \if \@nextchar c\z@ \else
    \if \@nextchar l\@ne \else
     \if \@nextchar r\tw@ \else
   \z@ \@chclass
   \if\@nextchar |\@ne \else
    \if \@nextchar !6 \else
     \if \@nextchar @7 \else
      \if \@nextchar (8 \else
       \if \@nextchar )9 \else
  10
  \@chnum
  \if \@nextchar m\thr@@\else
   \if \@nextchar p4 \else
    \if \@nextchar b5 \else
   \z@ \@chclass \z@ \@preamerr \z@ \fi \fi \fi \fi
   \fi \fi  \fi  \fi  \fi  \fi  \fi \fi \fi \fi \fi \fi}
\gdef\arraybackslash{\let\\=\@arraycr}
\def\@textsubscript#1{{\m@th\ensuremath{_{\mbox{\fontsize\sf@size\z@#1}}}}}
\def\Panel#1#2#3#4{\multicolumn{#3}{){\columncolor{#2}}#4}{#1}}
\def\abbr{}
\def\corr{}
\def\expan{}
\def\gap{}
\def\orig{}
\def\reg{}
\def\ref{}
\def\sic{}
\def\persName{}\def\name{}
\def\placeName{}
\def\orgName{}
\def\textcal#1{{\fontspec{Lucida Calligraphy}#1}}
\def\textgothic#1{{\fontspec{Lucida Blackletter}#1}}
\def\textlarge#1{{\large #1}}
\def\textoverbar#1{\ensuremath{\overline{#1}}}
\def\textquoted#1{‘#1’}
\def\textsmall#1{{\small #1}}
\def\textsubscript#1{\@textsubscript{\selectfont#1}}
\def\textxi{\ensuremath{\xi}}
\def\titlem{\itshape}
\newenvironment{biblfree}{}{\ifvmode\par\fi }
\newenvironment{bibl}{}{}
\newenvironment{byline}{\vskip6pt\itshape\fontsize{16pt}{18pt}\selectfont}{\par }
\newenvironment{citbibl}{}{\ifvmode\par\fi }
\newenvironment{docAuthor}{\ifvmode\vskip4pt\fontsize{16pt}{18pt}\selectfont\fi\itshape}{\ifvmode\par\fi }
\newenvironment{docDate}{}{\ifvmode\par\fi }
\newenvironment{docImprint}{\vskip 6pt}{\ifvmode\par\fi }
\newenvironment{docTitle}{\vskip6pt\bfseries\fontsize{22pt}{25pt}\selectfont}{\par }
\newenvironment{msHead}{\vskip 6pt}{\par}
\newenvironment{msItem}{\vskip 6pt}{\par}
\newenvironment{rubric}{}{}
\newenvironment{titlePart}{}{\par }

\newcolumntype{L}[1]{){\raggedright\arraybackslash}p{#1}}
\newcolumntype{C}[1]{){\centering\arraybackslash}p{#1}}
\newcolumntype{R}[1]{){\raggedleft\arraybackslash}p{#1}}
\newcolumntype{P}[1]{){\arraybackslash}p{#1}}
\newcolumntype{B}[1]{){\arraybackslash}b{#1}}
\newcolumntype{M}[1]{){\arraybackslash}m{#1}}
\definecolor{label}{gray}{0.75}
\def\unusedattribute#1{\sout{\textcolor{label}{#1}}}
\DeclareRobustCommand*{\xref}{\hyper@normalise\xref@}
\def\xref@#1#2{\hyper@linkurl{#2}{#1}}
\begingroup
\catcode`\_=\active
\gdef_#1{\ensuremath{\sb{\mathrm{#1}}}}
\endgroup
\mathcode`\_=\string"8000
\catcode`\_=12\relax

\usepackage[a4paper,twoside,lmargin=1in,rmargin=1in,tmargin=1in,bmargin=1in,marginparwidth=0.75in]{geometry}
\usepackage{framed}

\definecolor{shadecolor}{gray}{0.95}
\usepackage{longtable}
\usepackage[normalem]{ulem}
\usepackage{fancyvrb}
\usepackage{fancyhdr}
\usepackage{graphicx}
\usepackage{marginnote}

\renewcommand{\@cite}[1]{#1}


\renewcommand*{\marginfont}{\itshape\footnotesize}

\def\Gin@extensions{.pdf,.png,.jpg,.mps,.tif}

  \pagestyle{fancy}

\usepackage[pdftitle={An Investigation Study of Total Harmonic Distortion in a Flying Capacitor Multilevel Inverter With / Without Closed-Loop Feedback Schemes},
 pdfauthor={}]{hyperref}
\hyperbaseurl{}

	 \paperwidth210mm
	 \paperheight297mm
              
\def\@pnumwidth{1.55em}
\def\@tocrmarg {2.55em}
\def\@dotsep{4.5}
\setcounter{tocdepth}{3}
\clubpenalty=8000
\emergencystretch 3em
\hbadness=4000
\hyphenpenalty=400
\pretolerance=750
\tolerance=2000
\vbadness=4000
\widowpenalty=10000

\renewcommand\section{\@startsection {section}{1}{\z@}%
     {-1.75ex \@plus -0.5ex \@minus -.2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\Large\bfseries}}
\renewcommand\subsection{\@startsection{subsection}{2}{\z@}%
     {-1.75ex\@plus -0.5ex \@minus- .2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\Large}}
\renewcommand\subsubsection{\@startsection{subsubsection}{3}{\z@}%
     {-1.5ex\@plus -0.35ex \@minus -.2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\large}}
\renewcommand\paragraph{\@startsection{paragraph}{4}{\z@}%
     {-1ex \@plus-0.35ex \@minus -0.2ex}%
     {0.5ex \@plus .2ex}%
     {\reset@font\normalsize}}
\renewcommand\subparagraph{\@startsection{subparagraph}{5}{\parindent}%
     {1.5ex \@plus1ex \@minus .2ex}%
     {-1em}%
     {\reset@font\normalsize\bfseries}}


\def\l@section#1#2{\addpenalty{\@secpenalty} \addvspace{1.0em plus 1pt}
 \@tempdima 1.5em \begingroup
 \parindent \z@ \rightskip \@pnumwidth 
 \parfillskip -\@pnumwidth 
 \bfseries \leavevmode #1\hfil \hbox to\@pnumwidth{\hss #2}\par
 \endgroup}
\def\l@subsection{\@dottedtocline{2}{1.5em}{2.3em}}
\def\l@subsubsection{\@dottedtocline{3}{3.8em}{3.2em}}
\def\l@paragraph{\@dottedtocline{4}{7.0em}{4.1em}}
\def\l@subparagraph{\@dottedtocline{5}{10em}{5em}}
\@ifundefined{c@section}{\newcounter{section}}{}
\@ifundefined{c@chapter}{\newcounter{chapter}}{}
\newif\if@mainmatter 
\@mainmattertrue
\def\chaptername{Chapter}
\def\frontmatter{%
  \pagenumbering{roman}
  \def\thechapter{\@roman\c@chapter}
  \def\theHchapter{\roman{chapter}}
  \def\thesection{\@roman\c@section}
  \def\theHsection{\roman{section}}
  \def\@chapapp{}%
}
\def\mainmatter{%
  \cleardoublepage
  \def\thechapter{\@arabic\c@chapter}
  \setcounter{chapter}{0}
  \setcounter{section}{0}
  \pagenumbering{arabic}
  \setcounter{secnumdepth}{6}
  \def\@chapapp{\chaptername}%
  \def\theHchapter{\arabic{chapter}}
  \def\thesection{\@arabic\c@section}
  \def\theHsection{\arabic{section}}
}
\def\backmatter{%
  \cleardoublepage
  \setcounter{chapter}{0}
  \setcounter{section}{0}
  \setcounter{secnumdepth}{2}
  \def\@chapapp{\appendixname}%
  \def\thechapter{\@Alph\c@chapter}
  \def\theHchapter{\Alph{chapter}}
  \appendix
}
\newenvironment{bibitemlist}[1]{%
   \list{\@biblabel{\@arabic\c@enumiv}}%
       {\settowidth\labelwidth{\@biblabel{#1}}%
        \leftmargin\labelwidth
        \advance\leftmargin\labelsep
        \@openbib@code
        \usecounter{enumiv}%
        \let\p@enumiv\@empty
        \renewcommand\theenumiv{\@arabic\c@enumiv}%
	}%
  \sloppy
  \clubpenalty4000
  \@clubpenalty \clubpenalty
  \widowpenalty4000%
  \sfcode`\.\@m}%
  {\def\@noitemerr
    {\@latex@warning{Empty `bibitemlist' environment}}%
    \endlist}

\def\tableofcontents{\section*{\contentsname}\@starttoc{toc}}
\parskip0pt
\parindent1em
\def\Panel#1#2#3#4{\multicolumn{#3}{){\columncolor{#2}}#4}{#1}}
\newenvironment{reflist}{%
  \begin{raggedright}\begin{list}{}
  {%
   \setlength{\topsep}{0pt}%
   \setlength{\rightmargin}{0.25in}%
   \setlength{\itemsep}{0pt}%
   \setlength{\itemindent}{0pt}%
   \setlength{\parskip}{0pt}%
   \setlength{\parsep}{2pt}%
   \def\makelabel##1{\itshape ##1}}%
  }
  {\end{list}\end{raggedright}}
\newenvironment{sansreflist}{%
  \begin{raggedright}\begin{list}{}
  {%
   \setlength{\topsep}{0pt}%
   \setlength{\rightmargin}{0.25in}%
   \setlength{\itemindent}{0pt}%
   \setlength{\parskip}{0pt}%
   \setlength{\itemsep}{0pt}%
   \setlength{\parsep}{2pt}%
   \def\makelabel##1{\upshape ##1}}%
  }
  {\end{list}\end{raggedright}}
\newenvironment{specHead}[2]%
 {\vspace{20pt}\hrule\vspace{10pt}%
  \phantomsection\label{#1}\markright{#2}%

  \pdfbookmark[2]{#2}{#1}%
  \hspace{-0.75in}{\bfseries\fontsize{16pt}{18pt}\selectfont#2}%
  }{}
      \def\TheFullDate{2013-01-15 (revised: 15 January 2013)}
\def\TheID{\makeatother }
\def\TheDate{2013-01-15}
\title{An Investigation Study of Total Harmonic Distortion in a Flying Capacitor Multilevel Inverter With / Without Closed-Loop Feedback Schemes}
\author{}\makeatletter 
\makeatletter
\newcommand*{\cleartoleftpage}{%
  \clearpage
    \if@twoside
    \ifodd\c@page
      \hbox{}\newpage
      \if@twocolumn
        \hbox{}\newpage
      \fi
    \fi
  \fi
}
\makeatother
\makeatletter
\thispagestyle{empty}
\markright{\@title}\markboth{\@title}{\@author}
\renewcommand\small{\@setfontsize\small{9pt}{11pt}\abovedisplayskip 8.5\p@ plus3\p@ minus4\p@
\belowdisplayskip \abovedisplayskip
\abovedisplayshortskip \z@ plus2\p@
\belowdisplayshortskip 4\p@ plus2\p@ minus2\p@
\def\@listi{\leftmargin\leftmargini
               \topsep 2\p@ plus1\p@ minus1\p@
               \parsep 2\p@ plus\p@ minus\p@
               \itemsep 1pt}
}
\makeatother
\fvset{frame=single,numberblanklines=false,xleftmargin=5mm,xrightmargin=5mm}
\fancyhf{} 
\setlength{\headheight}{14pt}
\fancyhead[LE]{\bfseries\leftmark} 
\fancyhead[RO]{\bfseries\rightmark} 
\fancyfoot[RO]{}
\fancyfoot[CO]{\thepage}
\fancyfoot[LO]{\TheID}
\fancyfoot[LE]{}
\fancyfoot[CE]{\thepage}
\fancyfoot[RE]{\TheID}
\hypersetup{citebordercolor=0.75 0.75 0.75,linkbordercolor=0.75 0.75 0.75,urlbordercolor=0.75 0.75 0.75,bookmarksnumbered=true}
\fancypagestyle{plain}{\fancyhead{}\renewcommand{\headrulewidth}{0pt}}

\date{}
\usepackage{authblk}

\providecommand{\keywords}[1]
{
\footnotesize
  \textbf{\textit{Index terms---}} #1
}

\usepackage{graphicx,xcolor}
\definecolor{GJBlue}{HTML}{273B81}
\definecolor{GJLightBlue}{HTML}{0A9DD9}
\definecolor{GJMediumGrey}{HTML}{6D6E70}
\definecolor{GJLightGrey}{HTML}{929497} 

\renewenvironment{abstract}{%
   \setlength{\parindent}{0pt}\raggedright
   \textcolor{GJMediumGrey}{\rule{\textwidth}{2pt}}
   \vskip16pt
   \textcolor{GJBlue}{\large\bfseries\abstractname\space}
}{%   
   \vskip8pt
   \textcolor{GJMediumGrey}{\rule{\textwidth}{2pt}}
   \vskip16pt
}

\usepackage[absolute,overlay]{textpos}

\makeatother 
      \usepackage{lineno}
      \linenumbers
      
\begin{document}

             \author[1]{ramani  kannan}

             \author[2]{Shanmuga Priyan  }

             \affil[1]{  K.S.Rangasamy College of Technology, Tiruchengode, Tamilnadu, India}

\renewcommand\Authands{ and }

\date{\small \em Received: 7 December 2012 Accepted: 1 January 2013 Published: 15 January 2013}

\maketitle


\begin{abstract}
        


This paper focuses on the investigation study of Total Harmonic Distortion (THD) in a sevenlevel Flying Capacitor Multilevel Inverter (FCMLI) with / without closed-loop feedback schemes. For that, a closed-loop model is designed for the existing FCMLI through this paper. Conventionally full bridge and half bridge inverter configurations are used for certain applications where DC-AC conversion is needed. But the main drawbacks of these inverters are high harmonic content and used only for limited power applications. In order to overcome this, a novel approach called closed-loop FCMLI will be proposed, which significantly increases the level number of the output waveform and thereby dramatically reduces the low-order harmonics and THD. The proposed system consists of a DCâ??"DC power converter and a DCâ??"AC multilevel inverter. In order to achieve low cost, easy control, high efficiency, and high reliability, a capacitor clamped DCâ??"DC boost converter using minimal devices is introduced to interface the lowvoltage Photovoltaic (PV) module.

\end{abstract}


\keywords{capacitor clamped DC-DC boost converter; flying capacitor multilevel inverter (FCMLI); phase disposition â??" pulse width modulation (PD-PWM); photovol}

\begin{textblock*}{18cm}(1cm,1cm) % {block width} (coords) 
\textcolor{GJBlue}{\LARGE Global Journals \LaTeX\ JournalKaleidoscope\texttrademark}
\end{textblock*}

\begin{textblock*}{18cm}(1.4cm,1.5cm) % {block width} (coords) 
\textcolor{GJBlue}{\footnotesize \\ Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. \emph{Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.}}
\end{textblock*}


\let\tabcellsep& 	 	 		 
\section[{Introduction}]{Introduction}\par
Multilevel inverter is based on the fact that sine wave can be approximated to a stepped waveform having large number of steps. The steps being supplied from different DC levels supported by series connected batteries or capacitors. The unique structure of multilevel inverter allows them to reach high voltages and therefore lower voltage rating device can be used. As the number of levels increases, the synthesized output waveform has more steps, producing a very fine stair case wave and approaching very closely to the desired sine wave. It can be easily understood that as motor steps are included in the waveform the harmonic distortion of the output wave decrease, approaching zero as the number of levels approaches infinity.\par
Hence Multi-level inverters inverters offer a better choice at the high power end because the high volt-ampere ratings are possible with these inverters without the problems of high dv/dt and the other associated ones \hyperref[b5]{[5]}.\par
Nowadays different topologies have been reported for multi-level inverters. They are named as neutral point clamped (diode-clamped) inverter, flying capacitor (capacitor-clamped) inverter and cascaded multi-cell with separated dc source inverter \hyperref[b6]{[6]}. Among them, the FCMLI does not require isolated DC sides and additional clamping diodes, the snubberless operation is possible and it is easy to be expanded to the multilevel. The FCMLI offers a great advantage with respect to the availability of voltage redundancies. This inverter uses capacitors to limit the voltage of the power devices. They are defined as different combinations of capacitors allowing the charging or discharging of the individual flying capacitors in order to produce the same phase leg voltage. This advantage provides the special opportunity for controlling the individual voltage on flying capacitors \hyperref[b6]{[6]}- \hyperref[b12]{[7]}. Many studies have shown that under certain conditions, a simple open loop control guarantees natural balancing of the flying capacitor. n Recent years, there has been an increasing interest in electrical power generation from renewable-energy sources, such as photovoltaic (PV) or wind-power systems \hyperref[b0]{[1]}, \hyperref[b1]{[2]}. The benefits of power generation from these sources are widely accepted. They are essentially inexhaustible and environmentally friendly. Among the different renewable-energy sources possible to obtain electricity, solar energy has been one of the most active research areas in the past decades, both for gridconnected and stand-alone applications \hyperref[b2]{[3]}- \hyperref[b4]{[4]}. clamped DC-DC boost converter have been proposed. This scheme maintains the output voltage stability, reducing the harmonic content in the output there by improving the overall system performance. This paper has been designed using a seven level flying capacitor multilevel inverter with the appropriate closed loop schemes there by THD can be significantly reduced which is confirmed through simulation investigation. For this proposed topology, DC input to the system is a solar energy which is harvested from the Sun based on the irradiation and insolation level. In this system a single stand-alone PV module of 12V capacity is used to obtain the DC voltage. Then this obtained DC voltage is given as the input to the Capacitor Clamped DC-DC Boost Converter. By the boost DC-DC converter topology, the 12V DC is boosted into 48V DC.\par
In order to maintain the constant DC voltage from the boost converter, a closed loop block is designed in which the actual DC voltage is compared with the 48V DC set value. Based on the error signal Then based upon the specified switching frequency of MOSFET, switching pulses are given to the single switch in the boost converter. Then the boosted DC voltage is given as the input to the seven level FCMLI which is used for 48V DC to 48V AC conversion.\par
For The overall Simulation diagram of the proposed closed loop system for FCMLI is shown in Figure \hyperref[fig_1]{2}. The difference between the MBC and the conventional one is that in the MBC, the output is Vc times N, where N+1 is the converter's number of levels taking into account the zero level as shown in Figure \hyperref[fig_2]{3}. This behavior is achieved, thanks to the voltage multiplier in the boost converter's output that is driven by the only switch in the converter. 
\section[{IV. Flying Capacitor Multilevel Inverter (FCMLI) a) Basic Configuration}]{IV. Flying Capacitor Multilevel Inverter (FCMLI) a) Basic Configuration}\par
The FCMLI requires a large number of capacitors to clamp the device (switch) voltage to one capacitor voltage level. Provided all the capacitors are of equal value, the size of the voltage increment between two consecutive legs of the clamping capacitors defines the size of voltage steps in the output waveform, if the voltage of the main dc-link capacitor is Vdc the voltage of the innermost capacitor clamping the innermost two devices is Vdc/ (n-1).\par
The voltage of the next innermost capacitor will be Vdc/(n-1) + Vdc/ (n-1) = 2 Vdc/(n-1) and so on. Each next clamping capacitor will have the voltage increment of Vdc/(n-1) from its immediate inner one. The voltage levels and the arrangements of the flying capacitors in the FCMLI structure assures that the voltage stress across each main device is same and is equal to Vdc/(n-1) for an n-level inverter.  V. 
\section[{Results and Analysis}]{Results and Analysis}\par
The proposed topology of closed loop system for Flying Capacitor Multilevel Inverter (FCMLI) consists of various models.   The corresponding output voltage waveform of 12V PV Panel is shown in the Figure \hyperref[fig_6]{6}.     Here Multicarrier PWM in turn PD-PWM technique is employed for generating appropriate PWM pulse for respective switches the MLI.\par
The Figure \hyperref[fig_11]{10} shows the Pulse Generation Model Using Multicarrier PWM -PDPWM technique for Seven Level FCMLI.    {\ref III}. 
\section[{Model}]{Model}\par
The Figure \hyperref[fig_14]{12} shows the comparison of six number of carrier signals and the sinusoidal modulating signal. In which the sinusoidal signal is superimposed over the carrier signals for generating appropriate PWM pulses. The Figure \hyperref[fig_14]{12} shows the comparison of six number of carrier signals and the sinusoidal modulating signal. In which the sinusoidal signal is superimposed over the carrier signals for generating appropriate PWM pulses.     In order to reduce the THD level of MLI output a closed-loop model is developed and its corresponding output voltage is shown in Figure \hyperref[fig_19]{17}. The Figure \hyperref[fig_9]{18} shows the corresponding output voltage waveform of a step-up transformer (48/230V AC). This AC voltage is fed to the Single Phase Lamp Load. The Total Harmonic Distortion (THD) is used to characterize the linearity of audio systems and the power quality of electric power systems. 
\section[{S. No}]{S. No} 
\section[{Carrier}]{Carrier}\par
The formula below shows the calculation for THD on a voltage signal. The end result is a percentage comparing the harmonic components to the fundamental component of a signal. The higher the percentage, the more distortion that is present on the mains signal.  (1)\par
From the Figure 19, it is observed that THD value of 37.15\% is obtained for Open-Loop Multilevel Inverter. This value can be reduced by Closed-Loop design.\par
The result of THD analysis performed for closed-loop systems is shown in Figure 20.  
\section[{Conclusion}]{Conclusion}\par
Thus the investigation study for seven level FCMLI was performed with / without closed-loop feedback schemes.\par
In the proposed method, a closed-loop system was implemented for a Seven Level FCMLI. The newly developed design will improve the system performance and maintains the voltage stability there by stable operation can be ensured without more disturbances. The closed loop controller is also designed for Capacitor Clamped DC-DC Boost Converter there by constant output voltage at the output of the boost converter can be achieved.\par
The performance was verified through simulation models by using MATLAB software tool. From the simulation study, the important conclusions are, Investigation Report:\par
The main inference from the proposed concept is, for the developed Seven Level FCMLI system the THD value of open-loop model is 37.15\% and for the closed-loop model is 10.18\%. Thus the percentage of THD value can be minimized by implementing the closed-loop control for FCMLI there by better performance in its output can be achieved.\begin{figure}[htbp]
\noindent\textbf{1}\includegraphics[]{image-2.png}
\caption{\label{fig_0}Figure 1 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{2}\includegraphics[]{image-3.png}
\caption{\label{fig_1}Figure 2 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{3}\includegraphics[]{image-4.png}
\caption{\label{fig_2}Figure 3 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{4}\includegraphics[]{image-5.png}
\caption{\label{fig_3}Figure 4 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{}\includegraphics[]{image-6.png}
\caption{\label{fig_4}}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{5}\includegraphics[]{image-7.png}
\caption{\label{fig_5}Figure 5 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{6}\includegraphics[]{image-8.png}
\caption{\label{fig_6}Figure 6 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{}\includegraphics[]{image-9.png}
\caption{\label{fig_7}}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{7}\includegraphics[]{image-10.png}
\caption{\label{fig_8}Figure 7 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{8}\includegraphics[]{image-11.png}
\caption{\label{fig_9}Figure 8 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{9}\includegraphics[]{image-12.png}
\caption{\label{fig_10}Figure 9 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{10}\includegraphics[]{image-13.png}
\caption{\label{fig_11}Figure 10 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{11}\includegraphics[]{image-14.png}
\caption{\label{fig_12}Figure 11 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{}\includegraphics[]{image-15.png}
\caption{\label{fig_13}}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{12}\includegraphics[]{image-16.png}
\caption{\label{fig_14}Figure 12 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{13}\includegraphics[]{image-17.png}
\caption{\label{fig_15}Figure 13 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{3}\includegraphics[]{image-18.png}
\caption{\label{fig_16}Table 3 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{14}\includegraphics[]{image-19.png}
\caption{\label{fig_17}Figure 14 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{16}\includegraphics[]{image-20.png}
\caption{\label{fig_18}Figure 16 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{17}\includegraphics[]{image-21.png}
\caption{\label{fig_19}Figure 17 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{}\includegraphics[]{image-22.png}
\caption{\label{fig_20}Figure}\end{figure}
    \begin{figure}[htbp]
\noindent\textbf{} \par 
\begin{longtable}{P{0.85\textwidth}}
voltage AC signal of 48V AC is given to the step-up transformer for stepping up the voltage level to 230V AC. Finally a resistive load -single phase lamp load is connected across the 230V AC output terminals. b) System Composition The described system in this paper is a standalone system which consisting of the following individual systems : -i. For generating the DC voltage signal, a suitable stand-alone PV module is used. ii. For boosting up the generated DC voltage, an appropriate Capacitor Clamped DC-DC boost converter is used. iii. For maintaining the constant DC output from boost converter, a closed loop controller is used for DC-DC converter. An Investigation Study of Total Harmonic Distortion in a Flying Capacitor Multilevel Inverter With / from the comparator, the PID controller produces the II. Proposed Topology of Closed Loop System a) Architecture of Proposed System In this paper, Proportional-Integral-Derivative (PID) controllers based closed loop system for seven level flying capacitor multilevel inverter and for capacitor iv.\\
control signal to the PWM pulse generator block.\\
controlling the FCMLI, a closed loop block\\
is designed which consists of voltage measurement,\\
voltage controller -PID controller and Sin generator\\
block. With the help of these blocks, a closed loop\\
design is achieved for proposed FCMLI. Then this low\end{longtable} \par
  {\small\itshape [Note: a suitable step-up transformer is used. vii. For connecting the developed system to the resistive load, a single phase lamp load is used.Table 1 : Technical Specification of a Proposed d) Simulation Model of Proposed System]} 
\caption{\label{tab_0}}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{2} \par 
\begin{longtable}{P{0.038636363636363635\textwidth}P{0.42113636363636364\textwidth}P{0.20477272727272727\textwidth}P{0.18545454545454543\textwidth}}
\tabcellsep Module\tabcellsep \tabcellsep \\
S. No\tabcellsep Parameters\tabcellsep Specifications\tabcellsep Units\\
1\tabcellsep Short Circuit Current (Isc)\tabcellsep 5.45A\tabcellsep Amperes\\
2\tabcellsep Open Circuit Voltage (Voc)\tabcellsep 12V\tabcellsep Voltage\\
3\tabcellsep Current at Pmax\tabcellsep 4.95A\tabcellsep Amperes\\
4\tabcellsep Voltage at Pmax\tabcellsep 17.2V\tabcellsep Voltage\\
5\tabcellsep Insolation\tabcellsep 1000 W/m 2 (Constant)\tabcellsep Watts / metre 2\end{longtable} \par
 
\caption{\label{tab_1}Table 2 :}\end{figure}
 \begin{figure}[htbp]
\noindent\textbf{} \par 
\begin{longtable}{P{0.5349999999999999\textwidth}P{0.15\textwidth}P{0.165\textwidth}}
\multicolumn{3}{l}{Seven Level Flying Capacitor Multilevel Inverter}\\
Feedback Schemes\tabcellsep With Closed-Loop Scheme\tabcellsep Without Closed-Loop Scheme\\
Total Harmonic\tabcellsep \tabcellsep \\
Distortion (THD) in\tabcellsep 10.18\%\tabcellsep 37.15\%\\
percentage\tabcellsep \tabcellsep \end{longtable} \par
 
\caption{\label{tab_2}}\end{figure}
 			\footnote{F © 2013 Global Journals Inc. (US)} 			\footnote{F © 2013 Global Journals Inc. (US)} 			\footnote{F © 2013 Global Journals Inc. (US)} 			\footnote{F © 2013 Global Journals Inc. (US)} 			\footnote{F © 2013 Global Journals Inc. (US)} 			\footnote{F © 2013 Global Journals Inc. (US)} 			\footnote{F © 2013 Global Journals Inc. (US)} 		 		\backmatter  			  				\begin{bibitemlist}{1}
\bibitem[Roman et al.]{b2}\label{b2} 	 		\textit{},  		 			E Roman 		,  		 			R Alonso 		,  		 			P Ibanez 		,  		 			S 		.  		 	 
\bibitem[Kang et al.]{b12}\label{b12} 	 		\textit{},  		 			D W Kang 		,  		 			B K Lee 		,  		 			J H Jeon 		,  		 			T J Kim 		,  		 			D S Hyun 		.  		 	 	 (Asymmetrical carrier technique of) 
\bibitem[Rashid ()]{b11}\label{b11} 	 		\textit{},  		 			M H Rashid 		.  		2001. London: Academic Press.  	 
\bibitem[Jiang et al. (2012)]{b8}\label{b8} 	 		‘Grid-Connected Boost-Half-Bridge Photovoltaic Microinverter System Using Repetitive Current Control and Maximum Power Point Tracking’.  		 			Shuai Jiang 		,  		 			Dong Cao 		,  		 			Yuan Li 		,  		 			Fang Zheng Peng 		.  	 	 		\textit{IEEE Trans. Power Electronics}  		Nov 2012. 27  (11)  p. .  	 
\bibitem[Ramani and Krishnan (2005)]{b6}\label{b6} 	 		‘High performance Flying Capacitor based Multilevel Inverter fed Induction Motor’.  		 			K Ramani 		,  		 			Dr A Krishnan 		.  	 	 		\textit{International Journal of Recent Trends in Engineering}  		Nov 2009. June 2005. 2  (2)  p. .  	 	 (IEEE Trans. Ind. Electronics) 
\bibitem[Wai et al. (2008)]{b7}\label{b7} 	 		‘High-Performance Stand-Alone Photovoltaic Generation System’.  		 			Rong-Jong Wai 		,  		 			Wen-Hung Wang 		,  		 			Chung-You Lin 		.  	 	 		\textit{IEEE Trans. on Ind. Electronics}  		Jan 2008. 55  (1)  p. .  	 
\bibitem[Wai et al. (2008)]{b4}\label{b4} 	 		‘Highperformance stand-alone photovoltaic generation system’.  		 			R.-J Wai 		,  		 			W.-H Wang 		,  		 			C.-Y. Lin 		.  	 	 		\textit{IEEE Trans. Ind. Electron}  		Jan. 2008. 55  (1)  p. .  	 
\bibitem[Lezana and Aceiton (2011)]{b10}\label{b10} 	 		‘Hybrid Multicell Converter : Topology and Modulation’.  		 			Pablo Lezana 		,  		 			Roberto Aceiton 		.  	 	 		\textit{IEEE Trans. on Ind. Electronics}  		Sep 2011. 58  (9)  p. .  	 
\bibitem[Elorduizapatarietxe and Goitia (2006)]{b3}\label{b3} 	 		‘Intelligent PV module for grid-connected PV systems’.  		 			D Elorduizapatarietxe 		,  		 			Goitia 		.  	 	 		\textit{IEEE Trans. Ind. Electron}  		Jun. 2006. 53  (4)  p. .  	 
\bibitem[Jain and Chaturvedi (2012)]{b5}\label{b5} 	 		‘Matlabbased Simulation \& Analysis of Three -level SPWM Inverter’.  		 			Kapil Jain 		,  		 			Pradyumn Chaturvedi 		.  	 	 		\textit{International Journal of Soft Computing and Engineering (IJSCE)}  		March 2012. 2  (1)  p. .  	 
\bibitem[Meynard et al. (2002)]{b9}\label{b9} 	 		‘Multicell converters: basic concepts and industry applications’.  		 			T Meynard 		,  		 			H Foch 		,  		 			P Thomas 		,  		 			J Courault 		,  		 			R Jakob 		,  		 			M Nahrstaedt 		.  	 	 		\textit{IEEE Trans. Ind. Electronics}  		Oct. 2002. 49  (5)  p. .  	 
\bibitem[Blaabjerg et al. (2004)]{b1}\label{b1} 	 		‘Power electronics as efficient interface in dispersed power generation systems’.  		 			F Blaabjerg 		,  		 			Z Chen 		,  		 			S B Kjaer 		.  	 	 		\textit{IEEE Trans. Power Electron}  		Sep. 2004. 19  (5)  p. .  	 
\bibitem[Carrasco et al. (2006)]{b0}\label{b0} 	 		‘Power-electronic systems for the grid integration of renewable energy sources: A survey’.  		 			J M Carrasco 		,  		 			L G Franquelo 		,  		 			J T Bialasiewicz 		,  		 			E Galvan 		,  		 			R C Portillo Guisado 		,  		 			M A M Prats 		,  		 			J I Leon 		,  		 			N Moreno-Alfonso 		.  	 	 		\textit{IEEE Trans. Ind. Electron}  		Jun. 2006. 53  (4)  p. .  	 
\end{bibitemlist}
 			 		 	 
\end{document}
