



GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING
ELECTRICAL AND ELECTRONICS ENGINEERING
Volume 13 Issue 14 Version 1.0 Year 2013
Type: Double Blind Peer Reviewed International Research Journal
Publisher: Global Journals Inc. (USA)
Online ISSN: 2249-4596 & Print ISSN: 0975-5861

An Adder with Novel PMOS and NMOS for Ultra Low Power Applications in Deep Submicron Technology

By Ch. Ashok Babu, J.V.R. Ravindra & K. Lal Kishore

Amity University, India

Abstract- Power has become a burning issue in modern VLSI design, as the technology advances especially below 45nm technology, Leakage power become more problem apart of the dynamic power. This paper presents a full adder with novel PMOS and NMOS which consume less power compare to conventional full adder and DTMOS full adder, this paper shows different types of adders and their power consumption, area and delay. All the experiments have been carried out using cadence virtuoso design lay out editor which shows power consumption of different types of adders[1-2].

Keywords: average power, leakage power, delay, DTMOS, PDP.

GJRE-F Classification : FOR Code: 090607



Strictly as per the compliance and regulations of :



An Adder with Novel PMOS and NMOS for Ultra Low Power Applications in Deep Submicron Technology

Ch. Ashok Babu^α, J.V.R. Ravindra^σ & K. Lal Kishore^ρ

Abstract- Power has become a burning issue in modern VLSI design, as the technology advances especially below 45nm technology, Leakage power becomes more problem apart of the dynamic power. This paper presents a full adder with novel PMOS and NMOS which consume less power compare to conventional full adder and DTMOS full adder, this paper shows different types of adders and their power consumption, area and delay. All the experiments have been carried out using cadence virtuoso design lay out editor which shows power consumption of different types of adders[1-2].

Keywords: average power, leakage power, delay, DTMOS, PDP.

I. INTRODUCTION

The adder is one of the most critical components of a central processing unit. The object of the adders not only adding of bits but also involves in address calculation, subtraction, division and multiplication, the adders are critical components to determine the speed, delay and power of the overall system, low power adders are always preferable. Due to the popularity of portable electronic products low power system has attracted more attention in recent years, an system on chip (SOC) design can contain more and more components that lead to a higher power density. This makes power dissipation reach the limits of what packaging, cooling or other infrastructure can support, reducing the power consumption not only can enhance battery life but also can avoid the overheating problem which would increase the difficulty of packaging or cooling. Therefore the consideration of power consumption in complex SOCs has become a big challenge to designers, moreover in modern VLSI designs [3-5].

Lowering power is one of the greatest challenges facing the IC industry Today, temperature profile and battery life requirements for tethered and un tethered systems have made power consumption a primary optimization target for IC industry[2]. IC power

Author α: Department of Electronics and Communication Engineering Swami Vivekananda Institute of Technology (SVIT), Secunderabad, Andhra Pradesh, India. e-mail: chashokrly@gmail.com

Author σ: Department of Electronics and Communication Engineering Vardhaman College of Engineering, Shamshabad, Hyderabad, Andhra Pradesh, India. e-mail: jvr.ravindra@vardhaman.org

Author ρ: Vice-Chancellor, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India. e-mail: lalkishorek@gmail.com

consumption consists of three basics components: switching power, short circuit power and leakage power[6-7].

$$\text{Dynamic power } P_D = \frac{1}{2} C_L f V_{DD}^2 \quad (1)$$

Dynamic power is square of supply voltage, therefore by reducing supply voltage we can reduce dynamic power [8].

The leakage power is mainly due to sub threshold current and it may be defined as the drain to source current of the transistor operating in the weak inversion region of MOSFET this subthreshold leakage may be defined as in eq (2) give s a simple method for estimating the leakage current in a single NMOS transistor[9-11].

$$I_s = I_0 \exp\left[\frac{(V_{gs} - v_t)}{\eta V_t}\right] \left[1 - \exp\left(-\frac{V_{ds}}{v_t}\right)\right] \quad (2)$$

V_t is the thermal voltage and is given by Q/KT and n is the sub threshold slope coefficient. Generally there are varies leakage reduction techniques based on mode of operation of systems the two operation modes are active mode and stand by mode or idle mode. Most of the leakage power reduction techniques will be based on idle mode [12].

SECTION2: gives an overview of the Novel PMOS and NMOS and their simulation results, SECTION3 presents Novel 3 bit full adder and conventional full adder, SECTION 4 describes experimental results of conventional, Novel full adders and DTMOS full adders, SECTION5gives conclusions.

II. AN OVER VIEW OF NOVEL PMOS AND NMOS

Ultra low power operation plays a major role in designing of CMOS circuits in subthreshold regime, for any digital or analog design the basic components are PMOS and NMOS devices, the power consumption of this basic elements determine the overall power of the system. In this section we provide Novel PMOS and NMOS, simulations have been carried out in cadence design frame work to verify the functionality of the technique, the functionality of the both the PMOS and NMOS is verified at 180nm and 45 nm technology[13].

IV. SIMULATION RESULTS AND ANALYSIS

An investigation has been carried out for calculating average power, static power of conventional full adder and the Novel full adder and compared their powers at 45nm technology using virtuoso design environment.

A novel CMOS adder may have an overhead area, but it consumes less power [15].

Table 1 : Power Comparison Table @45nm, Supply Voltage Is 0.6v

Parameter	Full Adder With Novel PMOS & NMOS	Conventional CMOS full adder	DTCMOS full adder
Avg. Power	97.23nw	105.8nw	243nw
Delay	150ps	580ps	291ps
PDP	1.456×10 ⁻¹⁷	61×10 ⁻¹⁵	7.07×10 ⁻¹⁷

Table 2 : Power Delay Comparison Table of Conventional CMOS Full Adder Versus Novel Full Adder at 45nm and Supply Voltage Is 1.1v

Parameter	Full Adder With Novel PMOS & NMOS	Conventional CMOS full adder
Avg. power	0.43μw	1.88μw
Delay	72ps	43ps
PDP	3.152×10 ⁻¹⁷	8.084×10 ⁻¹⁷

Table 3 : Power and Delay Comparison of Novel Full Adder and Conventional Full Adder with Supply Voltage of 1.1v @180nm

Parameter	Full Adder With Novel PMOS & NMOS	Conventional CMOS full adder
Avg. power	69.49μw	32.8μw
Delay	217ps	166ps
PDP	15×10 ¹⁵	5.45×10 ¹⁵

Table 4 : Static Power Comparison Table of Novel Full Adder, DTCMOS Full Adder and Conventional Full Adder at 45nm with 0.6v

Parameter	Full Adder With Novel PMOS & NMOS	Conventional CMOS full adder	DTCMOS full adder
Static power when all inputs are at 0.6v	9.159pw	8.688pw	109.4nw
Static power when all inputs are at 0v	14pw	8.756pw	78nw

Table 5 : Static Power Comparison Table of Novel Full Adder and Conventional Full Adder at 45nm With1.1v

Parameter	Full Adder With Novel PMOS & NMOS	Conventional CMOS full adder
Static power when all inputs are at 0.6v	44.6pw	30.97pw
Static power when all inputs are at 0v	52.18pw	28.76pw

Table 6 : Static Power Comparison Table of Novel Full Adder, And Conventional Full Adder At 180nm With1.8v

Parameter	Full Adder With Novel PMOS & NMOS	Conventional CMOS full adder
Static power when all inputs are at 1.8v	30.97pw	69.25pw
Static power when all inputs are at 0v	590pw	97.5pw

V. CONCLUSIONS

The performance of many large circuits are strongly dependent on the performance of the full adder circuits that have been used. An attempt has been made to design 84T novel full adder with low power consumption. In this paper we have simulated conventional full adder and Novel full adder and calculated average power. As mentioned earlier as the technology advances apart of dynamic power, there will be a equal part of leakage power, therefore a Novel full adder will suitable for low power design.

REFERENCES RÉFÉRENCES REFERENCIAS

1. Manish Kumar¹, Md. Anwar Hussain¹, Sajal K. Paul², "An Improved SOI CMOS Technology Based Circuit Technique for Effective Reduction of Standby Subthreshold Leakage" Circuits and Systems, Scientific Research, October 2013, 4, pp. 431-437.
2. Y. Kado, "The Potential of Ultrathin-Film SOI Devices for Low-Power and High-Speed Applications," IEICE Transactions on Electronics, Vol. E80-C, No. 3, 1997, pp.443-454.
3. S. Cristoloveanu and G. Reichert, "Recent Advances in SOI Materials and Device Technologies for High Temperature," Proceedings of High-Temperature Electronic Materials, Devices and Sensors, San Diego, 22-27 February 1998, pp. 86-93.
4. R. Reedy, et al., "Single Chip Wireless Systems Using SOI," Proceedings of the International SOI Conference, San Diego, 4-7 October 1999, pp. 8-11.
5. S. J. Abou-Samra and A. Guyot, "Performance/Complexity Space Exploration: Bulk vs. SOI,"

- Proceedings of the International Workshop on Power and Timing Modelling, Optimization and Simulation, Lyngby, 7-9 October 1998.
6. N. Zhuang and H. Wu, (1992) "A New Design of the CMOS Full Adder," IEEE Journal of Solid- state Circuits, Vol. 27, No. 5, pp 840-844.
 7. R K. Navi, Md. Reza Saatchi and O. Daei, (2009) "A High-Speed Hybrid Full Adder," European Journal of Scientific Research, Vol 26 No.1,pp 29-33.
 8. D. Soudris, V. Pavlidis and A. Thanailakis, (2001) "Designing Low-Power Energy Recovery Adders Based On Pass Transistor Logic," IEEE.
 9. R. Shalem, E. John and L.K. John, "A Novel Low Power Energy Recovery Full Adder Cell", (publisher unknown).
 10. E .S .Chew, M. W. Phyu, and W. L. Goh (2009) "Ultra Low-Power Full-Adder for Biomedical Applications" IEEE pp115-118.
 11. S. Goel, A. Kumar and M. A. Bayoumi, (2006) "Design of robust, energy efficient full adders for deep-submicrometer design using hybrid CMOS logic style," IEEE Transactions on VLSI Systems, vol.14, no.12, pp. 1309-1321.
 12. A Blotti, M Castellucci, and R Saletti (2002) "Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library" PATMOS, pp 118-127.
 13. Dhireesha K and E John (2005) "Implementation of Low Power Digital Multipliers Using 10 Transistor Adder Blocks", Journal of Low power Electronics, Vol 1 No.3 pp. 1-11.
 14. M.Alioto and G. Palumbo, (2000) "Performance Evaluation of Adiabatic Gates" IEEE Trans on Circuits and Systems-I, VOL. 47, NO. 9, pp 1297-1308.
 15. A Blotti. S Di Pascoli, R Saletti (2002) "A Comparison of Some Circuit Schemes for Semi-Reversible Adiabatic Logic" International Journal of Electronics. Vol. 89, No. 2, pp. 147-158.