

1 GJRE-F Classification : FOR Code: 900499 MTCMOS Design
2 Methodologies and Charge Recycling Process MTCMOS Design
3 Methodologies and Charge Recycling Process

4 P.Sreenivasulu¹, Krishnna veni² and Dr. K.Srinivasa Rao³

5 ¹ Dr.S.G.I.E.T

6 *Received: 4 February 2012 Accepted: 5 March 2012 Published: 15 March 2012*

8 **Abstract**

9 MTCMOS (Multi Threshold CMOS) MTCMOS (Multi Threshold CMOS) technology
10 provides a solution to the high performance and low power design requirements of modern
11 designs. Low V_{th} and high V_{th} transistors are used in MTCMOS technology. Low V_{th}
12 transistors are used to implement the desired functions. High V_{th} transistors are used to cut
13 off the leakage current. The MTCMOS circuits ,however suffer from high energy overhead
14 during the transitions between the active and stand by modes In this paper we (i) propose a
15 new special flip flop which keeps a valid data during the sleep mode, (ii) develop a
16 methodology which takes in to account the new design issues related to the MTCMOS
17 technology. (iii).propose two adaptive MTCMOS schemes to address the growing leakage and
18 delay spreads found in modern high performance designs. (IV) Propose a technique to lower
19 the energy overhead during the transitions between the active and standby modes. The charge
20 stored at the virtual lines is recycled during the active-to-sleep-to-active mode transitions with
21 the proposed technique.

23 **Index terms**— MTCMOS, CPFF, energy recycling, gated power, gated ground, sleep switch, sub threshold
24 leakage.

25 **1 INTRODUCTION**

26 n digital convergence era, Multi threshold CMOS is an important technology that provides high performance
27 and low power operations by using both high and low threshold voltage transistors. MTCMOS technology is a
28 very efficient technology for low power and high performance. However, MTCMOS has a serious problem that
29 the stored data of latches and flip flops in logic blocks cannot be preserved when the power supply is turned off
30 (sleep mode). Therefore extra circuits are provided for holding the stored data. This will effect the performance,
31 area and the leakage current of the logic circuits in the sleep mode cannot be sufficiently suppressed. To avoid
32 such undesirable leakage, Variable Threshold CMOS has been reported. Adaptive MTCMOS by using variable
33 footer length is used for dynamic leakage and frequency control which was discussed in section 3.

34 A popular low leakage circuit technique is the multi threshold Voltage CMOS (MTCMOS). MTCMOS circuits
35 selectively connect/disconnect the low threshold voltage (low- V_t) logic gates to/from the power supply or the
36 ground via active/cut-off high threshold voltage (high- V_t) sleep transistors. This technique is also known as
37 "power gating". The power gating technique can be applied as either gated-ground or gated-VDD, as shown in
38 fig 1 ?? MTCMOS circuits during the energy consuming mode transitions (a) Gated-ground circuit during the
39 active-to-sleep mode transition. (b) Gated-V DD circuits during the sleep-to-active mode transition. High V_t
40 transistors are represented with a thick line in the channel region.

41 The leakage current produced by an MTCMOS circuit is significantly reduced by turning off the high- V_t sleep
42 transistors in the standby mode. However, the active-to-sleep-to-active mode transitions consume a significant

amount of additional energy in the conventional MTCMOS circuits. The energy dissipation occurs while charging and discharging the parasitic capacitances of the virtual lines and the sleep transistors. The virtual power and ground lines have high capacitance due to the wire parasitics, the large number of transistors sharing a common sleep transistor, and the decoupling capacitors attached to these supply rails for voltage stabilization against bouncing. Furthermore, the sleep transistors are typically large in size for satisfying the performance requirement, thereby further increasing the parasitic capacitance of the virtual lines. The energy consumed during the mode transitions is, therefore, significant in the standard MTCMOS circuits. In this paper, a new charge recycling MTCMOS circuit is proposed for low energy switching between the active and idle modes of operation.

This paper is organised as follows. Section 2 introduces MTCMOS design issues like the data preserving flip flop, the short circuit current due to

2 II.

3 PRELIMINARIES

The principles of the MTCMOS The MTCMOS circuit technology can achieve a lower threshold voltage, and therefore higher performance as well as smaller standby leakage current. Basic circuit scheme of MTCMOS is shown in fig 2. The functional logic gates are implemented by using low V_{th} transistors that are powered by the supply line (VDD). A VGND is connected to the real ground line (GND) through a high V_{th} transistor switch Q1. MTCMOS designs have two operating modes, active and sleep. In sleep modes SC goes to low, and Q1 is turned off. In this state, the leakage current flows to GND through Q1. Due to its low leakage characteristic, the leakage current from the low V_{th} logic gates is almost completely suppressed. The high V_{th} transistor, Q1 acts as a switch that cuts off the leakage current from logic gates in sleep mode. Hence, it can be called as current cut off switch (CCS) The MTCMOS suffer from ground bounce which will decrease the performance or mal function. In order to avoid this channel width is increased but it increases the area and leakage current. MTCMOS is a very effective scheme that uses high V_{th} low leakage transistors to switch on and off the power supplies to low V_{th} , high speed logic blocks. However due to the lack of data preserve ability of standard latches and flip flops, extra circuits must be provided. These will degrade the performance, power and the area. The fig ?? gives the MTCMOS data preserving complimentary pass transistor flip flop.

4 ADAPTIVE MTCMOS

In a modern typical worst case design style, incorporating MTCMOS in to a design requires that the design still meet timing when the logic block is at the slow process corner. By incorporating process monitoring capability on the die, the strength of the footer device can be modulated to slow down dies that are not at the slow corner, representing the vast majority of parts. In doing so, the leakage power consumption of these nominal and fast dies is reduced. The key motivation behind the following two MTCMOS schemes is to enable simple methods of compensating for process variation. If the process is tilted towards the fast corner, then the applied gate voltage on the footer device is lowered. Consequently, the amount of current that the device can sink is reduced, slowing down the circuit block to its nominal delay point. Moreover, since the footer device is now only weakly on, its resistance increases which then increases the average ground bounce on the virtual ground line. This rise in the average ground bounce reduces the leakage power consumption in the steady state devices in the circuit block.

When the process is tilted towards the slow corner, the footer device is fully turned on and the circuit block behaves as it would in the nominal base slower corner case.

5 b) Variable Width MTCMOS

The Variable width MTCMOS design uses several footer devices that can be turned on or off individually as shown in fig7. and equivalent resistance is small between VGND and real GND.

Both GV-MTCMOS, VWMTCMOS reduces runtime leakage via the same ground bounce mechanism. As the process tilts towards the fast corner, the block becomes leakier due to shorter channel lengths and corresponding shifts in V_{th} . In this case, fewer footers are on, creating a greater resistance between the virtual ground and real ground lines which in turn raises the ground bounce. The rise in average ground bounce reduces the leakage of the block as described previously.

6 MTCMOS Design Methodologies and Charge Recycling Process

Floating prevention circuit.

IV.

7 CHARGE RECYCLING MTCMOS

A new low energy MTCMOS circuit technique based on charge recycling between the virtual power and ground lines is presented in this section. The technique is shown in fig 8 ?? Both "gated-ground" and "gated-VDD" techniques are employed in a charge recycling MTCMOS circuit. Charge stored at the virtual ground and power

98 lines are recycled through a high-Vt NMOS pass transistor during the mode transitions as shown in Fig. 8. The
99 steady-state voltage difference between the virtual power and ground lines is close to VDD in both the active
100 and the standby modes, thereby potentially producing a high sub threshold leakage current through the pass
101 transistor. A charge recycling MTCMOS circuit operates as follows. In the active mode, the sleep transistors
102 N1 and P1 are turned on. The pass transistor N2 is cut-off. The steady-state voltages of the virtual ground
103 and virtual power lines are close to Vgnd and VDD, respectively. When the circuit enters the idle mode, the
104 NMOS and PMOS sleep transistors (N1 and P1) are both cut off. The pass transistor is turned on for charge
105 recycling. The node voltages at the beginning of the active-to-sleep mode transition are illustrated in Fig 9 ??
106 Charge is transferred from the virtual power rail to the virtual ground rail through the pass transistor. The
107 charge recycling process continues until the voltages of the virtual rails are equalized. Ilvt-1 and Ilvt-2 are higher
108 than the leakage currents Ihvt-1 and Ihvt-2 produced by the NMOS and PMOS sleep transistors, respectively,
109 until the steady state virtual rail voltages are reached. After the pass transistor is cut-off, therefore, the virtual
110 ground line continues to be charged to a higher steadystate voltage by the leakage current (Ilvt-1) produced
111 by the low-Vt circuitry1. Alternatively, the virtual power line is discharged to a lower steady-state voltage by
112 the leakage current (Ilvt-2) produced by the low-Vt circuitry2. Since the pass transistor transfers a significant
113 amount of charge from the virtual power line to the virtual ground line, the energy drawn from the power supply
114 for charging the virtual ground line to $\sim VDD$ during the active-to-sleep mode transition ($E_{\text{active-to-sleep}}$) is
115 reduced.

116 During the sleep-to-active mode transition, shortly before the sleep transistors are activated, the pass transistor
117 is turned on as shown in fig 9 ?? The pass transistor transfers charge from the virtual ground line to the virtual
118 power line as shown in Fig. 11. There is a continuous current path through the low-Vt circuits1, the pass
transistor, and the low-Vt circuits2 as illustrated in Fig. 11. ¹



Figure 1:

119

¹MTCMOS Design Methodologies and Charge Recycling Process




Figure 2: Fig. 1 :




Figure 3: Fig 2 :




Figure 4:

34




Figure 5: Fig 3 :Fig . 4 :

6




Figure 6: Fig. 6 :

7




Figure 7: Fig 7 :




Figure 8: Fig 8 :




Figure 9: Fig 9 :




Figure 10: Fig. 10 :

After the charge recycling process is completed, the pass transistor is cut-off. The NMOS and PMOS sleep transistors are turned on for reactivating the circuit. The virtual ground line is discharged to a low voltage (V_{gnd}) by the on-current of the high- V_t NMOS sleep transistor. Alternatively, the virtual power line is charged to a high voltage (V_{VDD}) by the active high- V_t PMOS sleep transistor. Since the pass transistor transfers a significant amount of charge from the virtual ground line to the virtual power line, the energy drawn from the power supply while charging the virtual power line to $\sim V_{VDD}$ for reactivating the circuit (E_{sleep-to-active}) is reduced.

The total energy overhead (E_{overhead}) due to a full cycle of mode transitions with a charge recycling MTCMOS circuit is

The total energy overhead is significantly reduced with the proposed MTCMOS technique by suppressing E_{virtual-rails} as compared to the E_{virtual} consumed by the conventional MTCMOS circuits.

V.

1 CONCLUSIONS

MTCMOS driven techniques such as the CPFF to preserve the data in the sleep mode, the FPC to prevent short circuit current are integrated in to the conventional design flow using the commercially available tools. Two new adaptive MTCMOS design techniques were introduced that reduce leakage and spread of delay. A new charge recycling circuit technique is presented for suppressing the energy overhead of mode transitions in MTCMOS circuits. The proposed technique employs both the "gated-ground" and the "gated-VDD" types of MTCMOS circuits. A pass transistor is utilized for charge recycling between the virtual power and ground lines at the beginning and shortly before the end of the sleep mode.

[Kuroda ()] 'A 0.9V 150MHz 10mW 4mm² 2-D Discrete Cosine Transform Core Processor with Variable-Threshold Voltage Scheme'. T Kuroda . *ISSCC* 1996.

[Kuroda ()] 'A 0.9V 150MHz 10mW 4mm² 2-D Discrete Cosine Transform Core Processor with Variable-Threshold Voltage Scheme'. T Kuroda . *ISSCC* 1996.

[Shigemitsu and Mutoh ()] 'A 1-V high-speed MTCMOS Circuit Scheme for Power-Down Application Circuits'. S Shigemitsu , S Mutoh . *IEEE Journal of Solid-state Circuits* 1997.

[Mutoh ()] 'A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Application'. S Mutoh . *ISSCC* 1996.

[Mutoh ()] 'A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Application'. S Mutoh . *ISSCC* 1996.

[Sery et al.] 'Life is CMOS: Why Chase Life After?'. G Sery , S Borkar , V De . *Proceedings of the IEEE/ACM International Design Automation Conference*, (the IEEE/ACM International Design Automation Conference) p. 78.

[Sery et al. (2002)] 'Life is CMOS: Why Chase Life After?'. G Sery , S Borkar , V De . *Proceedings of the IEEE/ACM International Design Automation Conference*, (the IEEE/ACM International Design Automation Conference) June 2002. p. .

[Nassif ()] 'Modeling and Analysis of Manufacturing Variations'. S R Nassif . *Proc. CICC*, (CICC) 2001. p. .

[Kursun and Friedman ()] *Multi-Voltage CMOS Circuit Design*, E G Kursun , Friedman . 2006. John Wiley & Sons Ltd.

[Kursun and Friedman ()] *Multi-Voltage CMOS Circuit Design*, V Kursun , E G Friedman . 2006. John Wiley & Sons Ltd.