Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.* 

# Method to Minimize Data Losses in Multi Stage Flip Flop

N. Suresh Kumar<sup>1</sup>

<sup>1</sup> GITAM University

Received: 9 September 2011 Accepted: 30 September 2011 Published: 11 October 2011

#### 6 Abstract

 $_{7}~$  In complex digital circuits the clock arrives at next stages before the data pulses arrives to the

8 next stage. The clock pulse must be inserted to activate the digital circuits at any stage

<sup>9</sup> starting from first stage. But due to unsynchronization between clock pulse and data there is

<sup>10</sup> a chance of miss hitting in the next stages. This leads improper data transmissions in complex

<sup>11</sup> systems. It creates data losses in transmission. In the present work a gate controlled clock

<sup>12</sup> scheme is proposed to increase data hitting ratio.

13

1

2

3

4

14 Index terms—clock, Synchronization, data propagation, registers, flip flop

## 15 1 INTRODUCTION

n light weighted circuits, contain fewer flip flops the problem may not arise. But the circuits with complex logic 16 17 circuit with large number of flip-flops may face these types of problems. Because the complex logic circuits cause some delay to propagate the data from one flip flop to other flip flop or from one stage to other stage. In the 18 19 present paper flip flops and delay logics are considered to describe the problem. Delay elements are often added to improve performance of a wavepipelined circuit by reducing the delay difference of the longest and the shortest 20 paths [1]. Unfortunately, precise delay elements that realize the exact delay needed is difficult to obtain. Instead 21 simple logic gates are used for delay balancing, thereby providing more feasible and accurate circuit path delay 22 control under the Min/Max delay model. A heuristic is developed to insert a sufficient number of latches into a 23 combinational circuit to achieve a specified clock cycle time. There are already some existing methods effectively 24 25 working to improve the data quality in terms of accuracy in propagation [2][3][4] [5]. T. Feng proposed new 26 wave pipeline design to achieve faster Clock Cycle Timing (CCT) [2] than the conventional pipeline methods. The author T Feng4drt wave pipeline can achieve at least a 48% performance enhancement on clock cycle time 27 compared with the conventional wave pipeline. 28

This paper presents a new design method for combinational circuits with focus on circuit speed optimization. Today's high speed circuit and advanced fabrication technology facing seviour problem from delay uncertainty an extremely important issue in circuit design. The proposed method the speed optimization achieved with better Clock cycle scheme. By this intrinsic advantage of the proposed method over conventional methods, the proposed

 $_{\rm 33}$   $\,$  new scheme can achieve a better clock cycle than conventional methods.

The percentage of propagation error can be bringing to minimum level which is almost zero with the enhanced 34 technology. In the conventional pipeline system it is facing problems due to improper synchronization of clock 35 36 pulses. This is a universal problem in all the digital systems mostly called clock skew. The system clocking must 37 be such that the output data is clocked after the latest data has arrived at the outputs and before the earliest 38 data from the next clock cycle arrives at the outputs. In the present work a new system is proposed in the path 39 of the clock to remove or reduce the clock skew. There are already few methods effectively working on clock skew such as wavepipelining [5][6] and Me-synchronous pipeline [3] methods. The equalization of path delays comes as 40 a new challenge for the design of wave-pipelined systems. Different clock signal paths can have different delays 41 for a variety of reasons [7]. Differences in delays of any active buffers within the clock distribution network may 42 cause un-synchronization of data and clock in double buffer method and wave pipeline method. And it is difficult 43 to identify exact delay value without which the pipe line cannot perform 100% propagation. 44

#### 45 **2** II.

#### 46 3 ENHANCED METHOD

In the present method simple logic gates are used in clock path to achieve higher data rates and accurate data 47 propagation. In the present circuit the clock pulse applied to the next flip flop only when the first flip flop is 48 ready to transmit the data wave to the next flip flop. In the present work an 8bit four stage circuit is built to 49 test the data rates. In simple combinational circuits with little number of latches, the data propagation path is 50 almost equal to the clock propagation path as shown in figure 1. The output will follow 100% with the input. But 51 when the stages increase in the combinational circuit with more logics and latches the propagation length of the 52 data path will be long when compared with clock path as shown in figure 2. In this crucial period it is difficult 53 and highly impossible to get exact input data match with the output in conventional circuits. FlipFlopFl 54 ipFlopFlipFlopFlipFlopFlipFlopFlipFlopFlipFlopFlipFl 55

## 56 4 CONCLUSION

- 57 A new clock scheme is implemented for higher data rates. Parallel processing can be done with new clock system.
- High speed data can be read through the stages by simultaneous operations, fetching and processing through
  logic circuit. In the circuit the clock skew is almost minimized when compared to old methods. An eight bit four stage combinational circuit is designed to achieve accurate data.



Figure 1: Figure 1 :



Figure 2: Figure 2 :



Figure 3: Figure 3 :

60

 $<sup>^{1}\</sup>mbox{\scriptsize \odot}$  2011 Global Journals Inc. (US)  $^{2}\mbox{\scriptsize November}$ 



Figure 4: Figure 5 :



Figure 5:

#### 4 CONCLUSION

#### 61 .1 RESULTS

- 62 The hardware is tested and simulations are verified in the software Proteus. In the figure ?? So it took one clock
- <sup>63</sup> pulse to come input pin of the second stage. And the clock pulse clock2 arrives after one clock pulse. So the
- 64 output appears after one clock pulse after the input appears at second stage. That is the output will appear at
- 65 second stage after two clock pulses after the first input appear at first stage. At the same time, while the second 66 stage processing the first data wave the first stage receives the second data wave. That means while processing
- the one data wave the circuit can fetch second data wave. In the same way while the third stage processing the
- 68 first data and second stage processing the second data wave the first stage will try to fetch the third wave.
- [Jabulaninyathi ()] A high performance hybrid wave pipelined linear feedback shift register with skew tolerant
  clocks, Jabulaninyathi . 2004. IEEE. p. .
- [Chang] Delay balancing using latches, Chuan-Hua Chang . Ann Arbor. p. . University of Michigan (cite-seerx.ist.psu.edu/viewdoc/down load?doi=10.1.1.76.6171)
- <sup>73</sup> [Suresh (2011)] 'Effect of Interrupt Logic on Delay Balancing Circuit'. K Suresh . International Journal of
  <sup>74</sup> Computer Applications August 2011. 2011. US. 27 (4) p. . (Global Journals Inc.)
- <sup>75</sup> [Cotten ()] 'Maximum rate pipelined systems'. L Cotten . Proc. AFIPS Spring Joint Comput. Conf, (AFIPS
  <sup>76</sup> Spring Joint Comput. Conf) 1969.
- 77 [Feng ()] 'REFERENCES RÉFÉRENCES REFERENCIAS 3. Suryanarayana B. Tatapudi, Student Member'. T
- Feng. I2MTC 2008 IEEE International Instrumentation and Measurement Technology Conference, (Victoria,
  Vancouver Island, Canada) May 12-15, 2008. May 2006. IEEE. 53. (A Mesychronous high performance digital
  systems)
- 81 [Gay (1994)] 'Timing constraints for wave pipelined systems'. C, Thomas Gay. IEEE transactions on Computer
- aided design of integrated circuits august 1994. 13 (8) p. .