

GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING ELECTRICAL AND ELECTRONICS ENGINEERING Volume 11 Issue 6 Version 1.0 November 2011 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA) Online ISSN: 2249-4596 & Print ISSN: 0975-5861

### Method to Minimize Data Losses in Multi Stage Flip Flop

# By N. Suresh Kumar, D.V. Ramakoti Reddy, Anil Patro, K.V. Ramana Rao, I. Krishnarao

GITAM University, Visakhapatnam, India

*Abstract* - In complex digital circuits the clock arrives at next stages before the data pulses arrives to the next stage. The clock pulse must be inserted to activate the digital circuits at any stage starting from first stage. But due to unsynchronization between clock pulse and data there is a chance of miss hitting in the next stages. This leads improper data transmissions in complex systems. It creates data losses in transmission. In the present work a gate controlled clock scheme is proposed to increase data hitting ratio.

Keywords : clock, Synchronization, data propagation, registers, flip flop.

GJRE-F Classification: FOR Code: 090604, 291703



Strictly as per the compliance and regulations of :



© 2011.N. Suresh Kumar, D.V. Ramakoti Reddy, Anil Patro, K.V. Ramana Rao, I. Krishnarao. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

2011

## Method to Minimize Data Losses in Multi Stage Flip Flop

N. Suresh Kumar<sup>α</sup>, D.V. Ramakoti Reddy<sup>Ω</sup>, Anil Patro<sup>β</sup>, K.V. Ramana Rao<sup>ψ</sup>, I. Krishnarao<sup>¥</sup>

*Abstract* - In complex digital circuits the clock arrives at next stages before the data pulses arrives to the next stage. The clock pulse must be inserted to activate the digital circuits at any stage starting from first stage. But due to unsynchronization between clock pulse and data there is a chance of miss hitting in the next stages. This leads improper data transmissions in complex systems. It creates data losses in transmission. In the present work a gate controlled clock scheme is proposed to increase data hitting ratio.

Keywords : clock, Synchronization, data propagation, registers, flip flop.

#### I. INTRODUCTION

n light weighted circuits, contain fewer flip flops the problem may not arise. But the circuits with complex logic circuit with large number of flip-flops may face these types of problems. Because the complex logic circuits cause some delay to propagate the data from one flip flop to other flip flop or from one stage to other stage. In the present paper flip flops and delay logics are considered to describe the problem. Delay elements are often added to improve performance of a wavepipelined circuit by reducing the delay difference of the longest and the shortest paths [1]. Unfortunately, precise delay elements that realize the exact delay needed is difficult to obtain. Instead simple logic gates are used for delay balancing, thereby providing more feasible and accurate circuit path delay control under the Min/Max delay model. A heuristic is developed to insert a sufficient number of latches into a combinational circuit to achieve a specified clock cycle time. There are already some existing methods effectively working to improve the data quality in terms of accuracy in propagation [2][3][4][5]. T. Feng proposed new wave pipeline design to achieve faster Clock Cycle Timing (CCT) [2] than the conventional pipeline methods. The author T Feng4drt wave pipeline can achieve at least a 48% performance enhancement on clock cycle time compared with the conventional wave pipeline.

This paper presents a new design method for combinational circuits with focus on circuit speed optimization. Today's high speed circuit and advanced fabrication technology facing seviour problem from delay uncertainty an extremely important issue in circuit design. The proposed method the speed optimization achieved with better Clock cycle scheme. By this intrinsic advantage of the proposed method over conventional methods, the proposed new scheme can achieve a better clock cycle than conventional methods.

The percentage of propagation error can be bringing to minimum level which is almost zero with the enhanced technology. In the conventional pipeline system it is facing problems due to improper synchronization of clock pulses. This is a universal problem in all the digital systems mostly called clock skew. The system clocking must be such that the output data is clocked after the latest data has arrived at the outputs and before the earliest data from the next clock cycle arrives at the outputs. In the present work a new system is proposed in the path of the clock to remove or reduce the clock skew. There are already few methods effectively working on clock skew such as wavepipelining [5][6] and Me-synchronous pipeline [3] methods. The equalization of path delays comes as a new challenge for the design of wave-pipelined systems. Different clock signal paths can have different delays for a variety of reasons [7]. Differences in delays of any active buffers within the clock distribution network may cause un-synchronization of data and clock in double buffer method and wave pipeline method. And it is difficult to identify exact delay value without which the pipe line cannot perform 100% propagation.

#### II. ENHANCED METHOD

In the present method simple logic gates are used in clock path to achieve higher data rates and accurate data propagation. In the present circuit the clock pulse applied to the next flip flop only when the first flip flop is ready to transmit the data wave to the next flip flop. In the present work an 8bit four stage circuit is built to test the data rates. In simple combinational circuits with little number of latches, the data propagation path is almost equal to the clock propagation path as shown in figure1. The output will follow 100% with the input. But when the stages increase in the combinational circuit with more logics and latches the propagation length of the data path will be long when compared with clock path as shown in figure2. In this crucial period it is difficult and highly impossible to get exact input data match with the output in conventional circuits.

Author ": GITAM University, Visakhapatnam, India.

Author<sup>2</sup>: College of Engineering, Andhra University, Visakhapatnam, India.E-mail : nskgitam2009@gmail.com

Author<sup>®</sup> : Lendi Institute Of Engineering and Technology, Visakhapatnam.

Author  $\psi$  : Pydah College Of Engineering and Technology, Visakhapatnam.

Author\* : Vignan Institute of Information Technology, Visakhapatnam . E-mail : nskpatnaik@ieee.org



Figure 3 : The proposed Method with new clock Scheme.

The problem can be solved with new method as shown in figure 4. As the clock1 set the first stage of the circuit the data will be fed to the first stage. When the first stage data arrives at the output and ready to send to second stage the data wave detector detects the dat pulse at output of the first stage and enables the secon stage by clock2. Then only the first stage output will be forwarded to the next stage. Without clock2 the stage1 data cannot be transmitted to second stage, although it is arrived at output. The width of clock pulse maintained less when compared with data pulse to detect individual data pulse. The hardware connections for the same are shown in figure4 and the simulations results are shown in figure5. While the data passing from one stage to next stage, the second data travels through the internal logic of the circuit.

ta stage  
nd 
$$D_{wclk.n}$$
 = The width of Data wave  
- The time delay taken to

 $D_{prop.delay} = D_s + D_h + \Delta_{clk}$ 

 $\mathbf{D}_{\text{prop.delay}}$  = The time delay taken to propagate data

 $T_{clk\_set.n}$  = The clock signal used to set nth stage

 $D_{\text{trav}(n \rightarrow n+1)}$  = Delay produce in travelling data from nth stage to (n+1) stage

Where,  $T_{wclk,n}$  = The width of Clock signal applied at nth

 $D_s$  = Data set time at each component of the individual stage

 $D_h$  = Data hold time in each component of the individual stage

 $\Delta_{clk}$  = Clock skew

$$T_{wclk.n} \leq D_{wclk.n}$$
$$D_{prop.delay} \geq (T_{clk} set.n} + D_{trav(n->n+1)})$$





#### III. RESULTS

The hardware is tested and simulations are verified in the software Proteus. In the figure 5 the yellow colour pulse represents clock1 and blue colour represents clock 2 applied at each stage. The input data is represented with green colour and output data is represented with pink colour at each stage of the designed circuit. In this diagram the first green and pink colour waves represent the input and output of the individual flip flop of first stage of the circuit. In the first stage the data input and output are in same phase. They appear at same clock pulse in the timing diagram. But in the second stage it is different. The second green and pink colours follow different clock phases unlike first green and pink colours. That means in the second phase the input and output appear in different phases of the clock. Because the data arrived at second stage input is after crossing logic circuit between two stages. So it took one clock pulse to come input pin of the second stage. And the clock pulse clock2 arrives after one clock pulse. So the output appears after one clock pulse after the input appears at second stage. That is the output will appear at second stage after two clock pulses after the first input appear at first stage. At the same time, while the second stage processing the first data wave the first stage receives the second data wave. That means while processing the one data wave the circuit can fetch second data wave. In the same way while the third stage processing the first data and second stage processing the second data wave the first stage will try to fetch the third wave.

Ugital Uscilloscope 4 LHP/WEL USL-12	bigital Oscilloscope - 4 CHANNEL DSCSE 13	Digital Oscilloscope - 4 CHANNEL OSCISC 14	Bigital Oscilloscipe     4 CHANNEL OSCISC 15	Digital Oscilloscope - 4 CHANNEL OSCISC 16	
Digital Oscilloscope – 4 CHANNEL OSCSC 7	Dipital Oscilloscope - 4 CHANNEL DSCSC 8	Digital Oscilloscope - 4 CHANYEL OSCSC 9	Digital Oscilistope - 4 CHANEL OSCISC 10	bigital Oscilloscope - 4 CHANNEL DSC 11	
al Oscilloscope - 4 CHANNEL OSCISC1		al oscilloscope - 4 CHANNEL OSCSC 3	I Oscilloscope - 4 CHANNEL OSCSC 4	1 Occilioscope - 4 tHANNEL IDSCST 3	

Figure 5 : The Simulation results of Eight bit Four stage combinational Circuit.

#### IV. CONCLUSION

A new clock scheme is implemented for higher data rates. Parallel processing can be done with new clock system. High speed data can be read through the stages by simultaneous operations, fetching and processing through logic circuit. In the circuit the clock skew is almost minimized when compared to old methods. An eight bit four stage combinational circuit is designed to achieve accurate data.

#### **REFERENCES RÉFÉRENCES REFERENCIAS**

- Chuan-Hua Chang et al., "Delay balancing using latches", University of Michigan, Ann Arbor, MI48109 – 2122, citeseerx.ist.psu.edu/viewdoc/down load?doi=10.1.1.76.6171.
- T. Feng et al., "A Design Method for Ultra-High Speed for A New Wave Pipeline-based Circuit", I2MTC 2008 - IEEE International Instrumentation and Measurement Technology Conference, Victoria, Vancouver Island, Canada, May 12-15, 2008.
- Suryanarayana B. Tatapudi, Student Member, IEEE and José G. Delgado-Frias, Senior Member, IEEE, "A Mesychronous high performance digital systems", VOL. 53, NO. 5, May 2006.
- 4. C. Thomas gay, "Timing constraints for wave pipelined systems" IEEE transactions on Computer aided design of integrated circuits, vol13, no.8, august 1994, pp. 987-1004.

November 2011

28

Version I

Issue VI

X

Global Journal of Researches in Engineering (F) Volume

- 5. JabulaniNyathi, "A high performance hybrid wave pipelined linear feedback shift register with skew tolerant clocks", IEEE, 1384- 1387, 2004.
- L. Cotten, "Maximum rate pipelined systems," in Proc. AFIPS Spring Joint Comput. Conf., 1969.
   Suresh K.N et al., "Effect of Interrupt Logic on Delay
- Suresh K.N et al., "Effect of Interrupt Logic on Delay Balancing Circuit", International Journal of Computer Applications 27(4):26-30, August 2011.