

GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING: F ELECTRICAL AND ELECTRONICS ENGINEERING Volume 17 Issue 6 Version 1.0 Year 2017 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA) Online ISSN: 2249-4596 & Print ISSN: 0975-5861

# Robustness Evaluation Study of Power RF LDMOS Devices after Thermal Life Tests

### By M.A. Belaïd, A.M. Nahhas & M. Masmoudi

Sousse University

*Abstract-* This paper presents a synthesis of robustness evaluation on power RF LDMOS devices and its relation with electrical and physical behaviours after RF life-tests. It is important to understand the physical degradation mechanism effects and the liaison on drifts of critical electrical parameters after life ageing tests, in I-V such as threshold voltage (Vth), the feedback capacitance (Crss) in C-V and the S-parameter (S21) in RF. It shows with tracking of set parameters that Hot Carrier Injection (HCI) phenomenon appears. It is the main cause for device degradation leading to the interface state generation (traps), which results in a build up of negative charge at Si/SiO2 interface. More interface states are created due to a located maximum impact ionization rate at the gate edge. Such simulations correctly take into account interactions coupled between electrical, thermal and RF behaviours in device inside using the FEM method. A numerical model (Silvaco-Atlas) was used to confirm degradation phenomena. The problem of hot-electron should be taken into consideration in the design of the power RF MOS devices and can be a useful tool to investigate reliability in MOSFET.

GJRE-F Classification: FOR Code: 090699

## R O BUST NESSE VALUATION STUDY OF POWERR FLOMOS DEVICE SAFTER THERMALLIFETESTS

Strictly as per the compliance and regulations of:



© 2017. M.A. Belaïd, A.M. Nahhas & M. Masmoudi. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

## Robustness Evaluation Study of Power RF LDMOS Devices after Thermal Life Tests

M.A. Belaïd <sup>a</sup>, A.M. Nahhas <sup>o</sup> & M. Masmoudi <sup>p</sup>

Abstract- This paper presents a synthesis of robustness evaluation on power RF LDMOS devices and its relation with electrical and physical behaviours after RF life-tests. It is important to understand the physical degradation mechanism effects and the liaison on drifts of critical electrical parameters after life ageing tests, in I-V such as threshold voltage  $(V_{th})$ , the feedback capacitance ( $C_{rss}$ ) in C-V and the S-parameter ( $S_{21}$ ) in RF. It shows with tracking of set parameters that Hot Carrier Injection (HCI) phenomenon appears. It is the main cause for device degradation leading to the interface state generation (traps), which results in a build up of negative charge at Si/SiO<sub>2</sub> interface. More interface states are created due to a located maximum impact ionization rate at the gate edge. Such simulations correctly take into account interactions coupled between electrical, thermal and RF behaviours in device inside using the FEM method. A numerical model (Silvaco-Atlas) was used to confirm degradation phenomena. The problem of hot-electron should be taken into consideration in the design of the power RF MOS devices and can be a useful tool to investigate reliability in MOSFET.

#### I. INTRODUCTION

diffused metal-oxide-semiconductor ateral (LDMOS) have been widely used in many smart power applications. Also on base stations, TV broadcast or in radar applications with high capabilities particularly in terms of RF, output power and Power Added Efficiency (PAE). These applications can cause damage and limiting factors to device reliability, especially to the gate oxide of MOS devices [1,2,3]. Quite often accelerated life tests of MOS capacitors are performed by applying a high constant voltage at the gate contact (constant voltage stress: CVS) or by injecting a constant current across the oxide (constant current stress: CCS) over a period of time. They produce electrical instabilities which have been the subject of numerous experimental studies in MOS devices [4,5]. Current is a more effective parameter than voltage for defect detection in MOSFET devices and CMOS ICs, although both are necessary for complete testing.

Problems related to oxide degradation are of increasing concern for the development of MOS technology. The leakage current represents one of the most important issues of oxide reliability, especially for

e-mail: Tunisia mohamedali.belaid@yahoo.fr

MOS applications [6]. The leakage current with temperature can contribute to the thermal runaway of device [7]. Many papers have been devoted to the study of leakage current and its relation with device lifetime [6,8]. Leakage current in a MOSFET can be a significant contributor to power dissipation [9]. A small amount of leakage current is always present, even in healthy devices. The maximum allowable leakage current in a MOSFET is the manufacturer specified zero-gate-voltage drain current ( $I_{DSS}$ ) and gate body leakage current ( $I_{GSS}$ ).  $I_{DSS}$  is the current flowing between the drain and the source when the gate and source are at the same potential.  $I_{GSS}$  is the current flowing between the gate and the source when the source and drain are at the same potential.

An electrical stress can produce an increase of the low field leakage current across thin gate oxides, further reducing the lifetime of devices [8]. Failures that are precipitated by excessive leakage currents include junction and dielectric failures [9]. Which consist of leakage through the oxide layer leading to destruction of the dielectric film. Therefore, the leakage current can reach the semiconductor surface and may lead to degradation of the electrical properties of the transistor [9]. It is required to study the hot electron induced performance degradation of MOS transistors. In order to qualify new power RF LDMOS reliability for radar applications, a 3000 h pulsed RF life test has been conducted on a dedicated RF S-band test bench in operating modes [11].

This work presents a degradation study to the properties and various mechanisms of thin gate oxides, based on the electric characterization of leakage current increase on power MOSFET transistor behaviour after new experimental accelerated ageing tests under various conditions. The content of this paper is presented as follows: the section 2 describes the life test bench and the general power RF LDMOS transistor performances. The discussion of simulation and experimental results are shown in Section 3. The conclusion and prospects are given in Section 4.

#### II. EXPERIMENTAL SETUP OF AGEING TEST BENCH AND SIMULATION PROCESS

Recently, the characterization, optimization, and reliability of power RF LDMOS devices have drawn much attention [12,13]. For this purpose, we designed

Author  $\alpha$ : LATIS- Laboratory of Advanced Technology and Intelligent Systems, ENISo, 4023 Sousse University.

Author o: Umm Al-Qura University, Makkah, Saudi Arabia.

Author p: GPM-UMR CNRS 6634, University of Rouen, 76801 Saint Etienne du Rouvray, France.

and implemented an innovative reliability bench able to keep track of all RF powers, voltages and device baseplate temperatures whose values correspond to stress operating conditions [14].

This bench is able to keep track many parameters like voltages, currents, base-plate temperature, and peak power. Eight devices is the bench capacity to be tested simultaneously in order to keep it easy to manage. The Fig. 1 and Fig.2 represent the component under test placed on its test fixture, supplied by DC power and connected to RF connector (type N). The conditions of pulsed RF life test are much closed of radars applications with operating 24h/24h.

The bench consists of three interdependent subsets:

- \* a microwave part,
- \* a control/command part piloted by PC,
- thermal module for each devices.

The microwave part essentially allows the power injection and measurement in every branch for each device. Each branch contains a tuner to set precise output VSWR stress on any of the devices. The command/control system ensures the achievement of the following functions:

- biasing voltage supply and current measurement tracking,
- \* separate control and measurement of each device temperature,
- \* power switching between the eight devices branches,
- \* safe data record.
- \* The measured data on each branch are the following:
- input, output and reflected power,
- \* output power variation in RF pulse,
- \* device biasing current,
- \* temperature.

All data necessary to keep track of each device degradation evolution in real time are secured thanks to the rack. Life-tests are run in the working conditions (pulsed RF) using various device base plate temperatures (10°C, and 150°C) and a high drain-source voltage (44 V) in order to get more power from the device for radar applications.

The RF transistors (8 samples) have been submitted during 3000 hours to ageing test on the reliability bench. This bench operates in radiofrequency pulse mode. During the life test, the goal is to study the component performances in actual working situation to ensure that it will maintain a good performance level. The device under test is placed on a thermal module in order to maintain a constant flange temperature. The command unit manages DC supply voltage, temperature regulation and RF signal monitoring.

The picture of  $50\Omega$ -matched test fixture on thermal support using the Peltier effect for power LDMOS amplifier in S-band radar application.

The component is in centre of support of test specifically designed for operation at full power in pulsed mode (2.9 GHz and 44 V). These values (frequency and tension) are particularly high compared to nominal values given by the manufacturer (2.2 GHz under 26 V). The power RF-LDMOS device under test is а commercial telecom dedicated transistor (encapsulated in a 2-lead flange package with a ceramic cap) S-band operating in class B at saturation and 65 V DC biasing. Indeed, these performances are given in conditions of width pulse 500 µs with a duty cycle of 50%. The gate length is equal to  $0.8\mu$ m.

The Power density is equal to 1.89 W/mm. More than 61% of drain efficiency, and a gain More than of 11 dB can be obtained around the S band frequency at 2200 MHz in a common source test circuit. The junction temperature does not exceed  $150^{\circ}$  C for a flange temperature equal to  $65^{\circ}$  C. The thermal resistance is 0.2 C/W.

A modified structure of RF power N channel LDMOS, previously developed by Raman et al [15], was implemented and simulated using the physical simulator Atlas of Silvaco [16]. Fig. 3 shows the device's structure with approximate doping wells. The main geometrical and technological parameters are given in Table 1. The implemented structure is typically similar to our tested device. Consequently the qualitative understanding of physical phenomenon will be studied. The suggested structure has a Gaussian doping profile along LDD and channel surface. The doping profile was optimized using a technological process simulation carried out by SSUPREM3 [16], see Fig. 3.

#### III. Results and Discussion

The bench allows to record temperature, currents and voltages (gate and drain), the input power, reflective and output powers. After RF life-tests, the degraded device under test was characterized at ambient temperature, and then a parameter set is extracted.

The current I<sub>ds</sub> measured is average and in order to have the correct peak current, the duty cycle is needed on the expression of DE. During all the life tests, threshold voltage  $V_{th}$ , drain-source current  $I_{ds}$  and feedback capacitance  $C_{\rm rss}$  are shifted. We can partially conclude that these three DC critical parameters are affected by the RF life test. The increase of the  $V_{th}$  was detected and it presented a good correlation with the  $I_{ds}$ slump (decrease of the I<sub>ds</sub> corresponded to increase of the R<sub>ds-on</sub>). The shift after and before life tests of device threshold voltage V<sub>th</sub> is presented in fig.4. An interpretation is proposed to explain the discernable change observed on the feedback capacitance, once again more noticeable at 10°C. The C<sub>rss</sub> at zero drainsource bias is reduced from 2.6pF to 1.8pF at 10 °C, indicating a shift of 30%. Even at 26V bias, the C<sub>rss</sub> is reduced from 0.43pF to 0.34pF (shift 21%), see fig.5. Fig. 6 displays changes of S-parameter ( $S_{21}$ ) before and after RF life-tests at 10°C and 150°C. The gate–source voltage for S-parameters measurement was 4.7 V, and the drain–source voltage was 28 V. The devices are operated in the saturation region. Ideally the I<sub>GSS</sub> value would be zero for voltage levels that are less than the voltage required to reach the dielectric strength of the gate oxide. In the data sheet the value is less than 40 nA (Table 2). Fig.7-a shows the gate leakage current (I<sub>GSS</sub>) measured of three samples power RF LDMOS before ageing test.

Overstressing the gate either periodically with RF or statically with DC can also cause an increase of I<sub>GSS</sub> and thus degrades device performance with respect to RF power gain. Fig.7-b shows the increase Gate leakage current (I<sub>GSS</sub>) measured of three samples power RF LDMOS after ageing test but still far from the total limit of device failure.  $I_{GSS}$  due to many factors that are related to the integrity of gate oxide and surrounding regions. I<sub>GSS</sub> can be used to evaluate reliability of this integral component of the MOSFET. Increase of this parameter with a particular device stress can be used to extrapolate the mean time failure (MTTF) of the gate oxide [12]. Other considerations for the gate oxide include careful electrostatic-discharge (ESD) precautions since the gate oxide is easily damaged [12].

A higher junction temperature will increase the leakage current [9,10] which may lead to thermal runaway phenomenon [13]. The electrical parameters are shown in Table 2, in which the measured and the manufacturer's data sheet values of the power MOSFET are compared.

The breakdown voltage as per the manufacturer's data sheet (Vgs=0;  $I_{ds}$ =0.2mA) is higher than 75 V. The value of this voltage  $V_{(BR)DSS}$  was found 86 V in the case virgin and 81 V after ageing.  $I_{DSS}$  include minority carrier injection from the source due to carriers overcoming the energy barrier resulting from surface band bending and also from sub-critical avalanching caused by high electric fields due to a non-ideal body as well as the Laterally-Diffused-Drain (LDD) doping profile [12].

After accelerated RF pulsed life test, the degradation of leakage current can be explained by the increase of  $V_{th}$  and  $C_{rss}$ . These parameters are degraded due to the interface state generation after stress, device performances should be degraded due to the same degradation mechanism. This indicates that the performance degradation is mainly due to the hot carrier induced interface state generation [17,18]. The Miller capacitance  $C_{rss}$  is composed of two parts, the oxide capacitance ( $C_{ox}$ ) and the drift region capacitance ( $C_{sl}$ ) [19].

The electric parameters of MOS transistor are more and more sensitive to defects bound to the presence of charges in the gate oxide and at the  $Si/SiO_2$  interface [10].

The origin of the observed shift could be related to the presence of very high electric field, which increases carrier injection into the grown silicon dioxide layer  $(SiO_2)$  and into interface state Si/SiO<sub>2</sub> [10,19]. The detail of the lateral electric field distribution of the active silicon layer in channel and drift regions is shown in Fig. 8.

The hot carriers produce an additional interface trap density and trapped electron charge which results in a build up of negative charge at Si/SiO<sub>2</sub> interface [20]. This negative charge attracts holes depleting the negative charge in the power LDMOS N-drift region and by consequent increasing the R<sub>ds-on</sub> device resistance. Hence, R <sub>ds-on</sub>, C<sub>rss</sub> and I<sub>dsat</sub> variations are more remarkable at 10°C, due to the fact that the maximum impact ionization rate is located near the gate edge, see Fig. 9.

The aggressive gate leakage current due to the carrier direct tunneling has become as ultimate limit for gate oxide down scaling [6]. The RF performances are not stable during all 3000 h the life test; we see a variation of  $I_{ds}$ . This variation affects the RF performances. According to the literature [19,20], the most probable cause of degradation for power RF LDMOS technology is attributed to hot electron-induced interface state generation and/or impact ionization. May be state interface Si/SiO<sub>2</sub> between drain and gate are responsible of this phenomenon. In order to explain this behaviour, the characterisation of these defects should be investigated. Particularly, the distribution of the data in the figures shows that the aging of the transistor is relatively dependent of the temperature.



Fig. 1: Synoptic of a RF pulsed life test bench



Fig. 2: Photography of the RF pulsed life test bench



Fig. 3: Cross-section view of power RF N-LDMOS device with Net doping profile along silicon surface implemented in Silvaco-Atlas



Fig .4:  $V_{th}$  evolution before and after ageing RF Life tests with  $V_{DS}$ =10mV



Fig. 5: C<sub>RSS</sub> profile before and after 3000h RF Life test (10°C) with Freq=1MHz



*Fig. 6:* S-parameter (S<sub>21</sub>) degradations of the power RF LDMOS before and after RF Life-test, with  $V_{ds}$ = 28V,  $V_{gs}$ =4.7V and Freq=[0.5GHz, 5GHz]



Fig. 7: Variations of Gate leakage current (I<sub>GSS</sub>) measured of three samples power RF LDMOS before and after ageing test



*Fig.* 8: Simulated impact ionization rate distribution, at bias conditions (Vds = 44 V and Vgs = 3.8 V)



Fig. 9: Lateral electric field distribution in power N-LDMOS structure, with Vds=44V and Vgs=3.8V bias

Parameter	Value (µm)			
Source length	1.1			
Source-gate spacing	1			
Gate length	0.8			
Gate-drain spacing	3			
Drain length	1.1			
Gate oxide thickness	0.065			

#### Table 1: Device dimensions

Table	2:	Measured	and	data sheet	values	of	the	electrical	
parameters									

Parameter	Mea	Data abaat			
measured	Virgin	Degrade shift%	value		
I <sub>GSS</sub>	12 pA	340 pA >100		۰ 40 nA	
I <sub>DSS</sub>	2 nA	90 nA >100		< 1.5 <i>μ</i> Α	
V <sub>th</sub>	4.1 V	4.83 V	17	$4v \leq ; \geq 5v$	
V <sub>(BR)DSS</sub>	<sub>R)DSS</sub> 86 V 81 V		6	75V ≤	
Crss	0.43pF	0.34 pF 21	typ. 0.5 pF		
S <sub>21</sub>	-7.3 dB	-10 dB 36	11 dB		

#### IV. Conclusions and Prospects

This objective constitutes an investigation to clarify the problems related of Hot Carrier Injection effects for reliability exerted on power RF LDMOS under operating conditions of radar application (stress: electrical, thermal and RF). The reliability is shown by monitoring I<sub>ds</sub>, V<sub>th</sub>, C<sub>rss</sub>, S<sub>21</sub>, T°C and I<sub>GSS</sub> parameters in order to put in evidence the device performances. The simulation approach helps to assess the device robustness under critical conditions by means of the temperature evaluation, RF and current distributions in LDMOS structures operating. The results obtained highlighted a degradation caused primarily by the mechanism of hot carrier injected in oxide layer and in channel interface states (i.e. hot-electron-induced interface state generation and/or impact ionization), and in turn its effect on critical parameter drifts (I-V, C-V and RF). These are sensitive parameters to the electrons injected in gate/SiO<sub>2</sub> interface traps.

This paper represents the starting point for the development of an accurate and more complex FEM based simulation concept which would correctly include electro-thermal effects. Further failure mechanisms, e.g. the possible activation of the CEM will be integrated within the simulation condition. Moreover, it would be interesting to make the connection with the normal life of a component, through an aging model or MTTF (Mean Time To Failure). The comparison of this study with other technologies such as IGBT and VDMOS is underway.

#### References Références Referencias

- O. Latry, P. Dherbécourt, et al. A 5000 h RF life test on 330 W RF-LDMOS transistors for radars applications, M. Reliability 2010, pp 1574–1576.
- 2. Aritome S, Shirota R, Hemink G, et al. Reliability issues of flash memory cells. Proc IEEE 1993, pp. 776-88.
- 3. Starkov, I. et al, Local oxide capacitance as crucial parameter for characterization of hot-carrier degradation in n-MOSFETs, Journal Vacuum Science Technology B, 2013, pp. 1180-87
- Kerber A, Cartier E, Pantisano L, Degraeve R, et al. Origin of the threshold voltage instability in SiO2 /HfO2 dual layer gate dielectrics. IEEE Electron Dev Lett 2003, pp. 87–9.
- 5. Li Z, Schram T, et al. Mechanism of  $O_2$ -anneal induced Vfb shifts of Ru gated stacks. Microel. Reliab 2007, pp. 518–20.
- Daniele lelmini a, Alessandro Sottocornola S. et al. Modeling of stress-induced leakage current and impact ionization in MOS devices. Solid-State Electronics 2002, pp. 417–422.
- Donald Dibra, Matthias Stecher, Stefan Decker. On the Origin of Thermal Runaway in a Trench Power MOSFET. IEEE Trans Electron Dev 2011; vol. 58, pp. 3477–3484.
- Takagi S, Yasuda N, Toriumi A. Experimental evidence of inelastic tunnelling in stress-induced leakage current. IEEE Trans Electron Dev 1999; vol. 46, pp 335–41.

- Mohammed Aftab Alam, et al. Member Influence of 9 Molding Compound on Leakage Current in MOS Transistors. IEEE Trans on components, 2011; pp 1054-1063.
- 10. Raychaudhuri A, et al. A simple method to qualify the LDD structure against the early mode of hotcarrier degradation, IEEE Trans. Electron Devices 1996, pp. 110-115.
- 11. Gares M, Masmoudi M, Bertram P, Marcon J, Belaid M, et al. Hot carrier reliability of RF N-LDMOS for S band radar application. M. Reliability, vol 46, pp 1806-1811, 2006.
- 12. John P. and B. Hanson. Relate LDMOS device parameters to RF performance. STMicroelectronics, Application note: AN 1228; 2000.
- 13. Reggiani, S.; Barone, G, TCAD Simulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors, Electron Devices, IEEE Transactions, 2013, pp 691 - 698.
- 14. Reggiani, S. Barone, et al. TCAD Smulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors. IEEE Transactions Electron Devices, 2013, pp. 691 - 698
- 15. Raman, D. G. Walker, T. S. Fisher, "Simulation of nonequilibrium thermal effects in power LDMOS transistors," Solid-State Electronics 2003, pp. 1265-1273.
- 16. Silvaco International, Atlas User's Manual-Device Simulation Software, Santa Clara, California, 1998.
- 17. Liu S. et al, Hot-Carrier-Induced Linear Drain Current Degradation of LDMOS Under Pulse Gate Stress With Amplitudes. E. Devi. Letter, IEEE 2013, pp.786 - 788.
- 18. Shuming X, Pangdow F, Jianqing W, Changhong. RF LDMOS with extreme low parasitic feedback capacitance and high hot-carrier immunity. IE DM; 1999. pp. 201-4.
- 19. Jiann-Shiun Yuan, Jiang L. Evaluation of hotelectron effect on LDMOS device and circuit performances. IEEE Trans Electron Dev. 2008, pp1519-23
- 20. Corso D, et al. Measurement of the hot carrier damage profile in LDMOS devices stressed at high drain voltage. Micro. Reliability 2007, pp. 806-809.