



GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING: F
ELECTRICAL AND ELECTRONICS ENGINEERING

Volume 17 Issue 6 Version 1.0 Year 2017

Type: Double Blind Peer Reviewed International Research Journal

Publisher: Global Journals Inc. (USA)

Online ISSN: 2249-4596 & Print ISSN: 0975-5861

An Extensive Review of Emerging Technology Networks-on-Chip Proposals

By Ahmed Ben Achballah, Slim Ben Othman & Slim Ben Saoud

University of Carthage

Abstract- Many synthesis works discussed emerging technology networks—on—chip (NoC) from different aspects. These works were and still are a solid foundation of the state of the art for emerging technology NoC research and practices. However, with respect to their quality and conciseness, the available literature is outdated or don't give an extensive view of the available contributions in this area. In this paper, we iterate and discuss our findings in terms of research and practices for emerging technology NoC for the last ten years. The analyzed proposals are exposed chronologically. This will help to answer to the questions of when and how the concept was introduced, what is its present state and what the future directions are.

Keywords: *noc, on-chip interconnect, emerging technology noc, 3d noc, onoc, photonic noc, winoc, rf—interconnect.*

GJRE-F Classification: FOR Code: 290903



ANEXTANSIVEREVIEWOFEMERGINGTECHNOLOGYNETWORKSONCHIPPROPOSALS

Strictly as per the compliance and regulations of:



An Extensive Review of Emerging Technology Networks-on-Chip Proposals

Ahmed Ben Achballah ^α, Slim Ben Othman ^σ & Slim Ben Saoud ^ρ

Abstract Many synthesis works discussed emerging technology networks-on-chip (NoC) from different aspects. These works were and still are a solid foundation of the state of the art for emerging technology NoC research and practices. However, with respect to their quality and conciseness, the available literature is outdated or don't give an extensive view of the available contributions in this area. In this paper, we iterate and discuss our findings in terms of research and practices for emerging technology NoC for the last ten years. The analyzed proposals are exposed chronologically. This will help to answer to the questions of when and how the concept was introduced, what is its present state and what the future directions are.

Keywords: *noc, on-chip interconnect, emerging technology noc, 3d noc, onoc, photonic noc, winoc, rf-interconnect.*

I. INTRODUCTION

Networks-on-chip are a widely used technology within recent systems-on-chip (SoC) and chip-multi-processors (CMP)[1]. However, several emerging technology NoC are proposed as a potential

replacement for classical NoC [2, 3]. To this aim, several research works have focused on the design of emerging technology NoC. The research in this particular field is further developed because the fabrication processes of integrated circuits are also evolving. Unfortunately, the literature for emerging technology NoC is scattered and is not extensively reported[4, 5].

In this paper, the lack of a global review of the emerging technology NoC research is addressed. An extensive review of the available literature regarding emerging technology NoC is executed, resulting on the analysis of more than 200 papers. Additionally, the available surveys and textbooks in the NoC domain are reported. The analyzed research papers are exposed chronologically. This will help to answer to the questions of when and how the concept was introduced, what is its present state and what the future directions are. To organize the survey, we categorize the available research and contributions for emerging technology NoC as it is shown in Figure 1. Our approach is a technology-based approach.




Figure 1: Technology-based classification of NoC

Before we move forward in this review, we briefly introduce in the following the two NoC's alternatives that are classical or emerging technology NoC.

- *Classical NoC* constitute an established baseline technology in the field and the unique commercialized technology. Most of the available

efforts in the literature were built around such technology. The research community has explored this lead very well. However, the most significant result, is in the industrialization of the NoC concept, for both sides, providers of NoC solutions [6-8] and SoCs/CMPs vendors[9-12].

- *Emerging technology NoC* are a direct result from exploiting any valuable advances from silicon industry. Usually, the research efforts regarding emerging technology NoC are divided in four major categories, which are 3D NoC, Optical NoC (ONoC

Author ^α ^σ ^ρ: Advanced Systems Laboratory (LSA), Tunisia Polytechnic School University of Carthage.
e-mails: ahmed.benachballah@ept.mu.tn,
slim.benothman@ept.mu.tn, slim.bensaoud@insat.mu.tn

also reported PNoC for Photonic NoC), Wireless NoC (WiNoC also reported WNoC), and finally Radio-Frequency Interconnect (RF-I also reported RFNoC). However, there are other original attempts. They targeted some of the advanced and under development technologies such as graphene substrate.

The remaining of the manuscript is organized as the following: we briefly recall and classify the available surveys and textbook in the second paragraph. In the third paragraph, we review the emerging technology NoC literature subdivided in terms of principal research axis while in the fourth paragraph we conclude the manuscript.

II. RELATED SURVEYS AND TEXTBOOKS

For the last fifteen years, many surveying works had enriched the NoC literature. Such synthesis papers constitute a solid backbone for present and future research as well as for this work. Through this paragraph, we tried to collect and expose these works as the literature lacks such collection. This is also an interesting aid for new NoC researchers as it could shorten their state-of-the-art investigation exercise. Table I lists the available surveying works that we found in the literature. In addition, we give a list of the published textbooks in the same area.

Table I: NoC–Related State of the Art

NoC– related surveys and synthesis efforts		NoC– related textbooks	
Authors [Date]	Reference	Authors [Date]	Reference
Seitz [1990]	[13]	Dally and Towles [2003]	[14]
Dally and Towles [2001]	[15]	Duato et al. [2003]	[16]
Benini and De Micheli [2002]	[17]	Jantsch and Tenhunen [2003]	[18]
Ogras et al. [2005]	[19]	Ogras and Marculescu [2006] from Chen (Editor) [2006]	[20]–[21]
Pande et al. [2005]	[22]	De Micheli and Benini [2006]	[23]
Bjerregaard and Mahadevan [2006]	[24]	Kogel et al. [2006]	[25]
Owens et al. [2007]	[26]	Yoo, Lee and Kim [2008]	[27]
Salminen et al. [2007] – [2008]	[28]–[29]	Pasricha and dutt [2008]	[30]
Atienza et al. [2008]	[31]	Jerger and Peh [2009]	[32]
Dafali et al. [2008]	[33]	Chrysostomos et al. [2009]	[34]
Zydek et al. [2008]	[35]	Gebali et al. [2009]	[36]
Feero and Pande [2009]	[37]	Murali [2010]	[38]
Marculescu et al. [2009]	[39]–[40]	Flich and Bertozzi [2011]	[41]
De Micheli et al. [2010]	[42]	Silvano et al. [2011]	[43]
Deb et al. [2010]	[44]–[45]	Cong-Vinh [2012]	[46]
Rahmani et al. [2010]	[47]	Cota et al. [2012]	[48]
Chen et al. [2011]	[49]	Fu and Ampadu [2012]	[50]

Gu [2011]	[51]	Ogras and Marculescu [2013]	[52]
Fernandez–Alonso et al. [2012]	[53]	Palesi and Daneshtalab [2013]	[54]
Kim et al. [2012]	[55]	Bergman et al. [2014]	[56]
Postman and Chiang [2012]	[57]	Tatas et al. [2014]	[58]
Ben Achballah and Ben Saoud [2012]	[59]		
Buckler et al. [2012]	[60]		
Choudhary and Samota [2012]	[61]		
Radetzki et al. [2013]	[62]		
Abbas et al. [2014]	[63]		
Bertozzi et al. [2014]	[1]		
Wang and Jin [2014]	[5]		

III. EMERGING TECHNOLOGY NOC PROPOSALS

a) 3D NoC

A natural evolution in the NoC paradigm is the transition from 2D to 3D NoC. As the integration technology is evolving, many 3D techniques are developed allowing the stacking of multiple dies with numerous processing elements and memories. The connection between these dies is physically assured by interconnect techniques such as wire-bonding, micro-bumps, TSVs and lately wireless capacitive- and inductive-coupling [64]. These interconnects fabrics are shifting from simple point to point connections to more developed networks that link at the same time between the die elements and the dies from different layers, called 3D NoC. Several comparative studies between 2D and 3D NoC are available [58, 64-66]. The research in this area is very mature compared to the other emerging technology NoC. In fact, we can find in the literature many established works where the efforts have evolved from simple architectural dimensioning to high-level abstraction, routing algorithms, fault tolerance and resolving physical related problems like the TSVs failures or the thermal overheads. In the following, a distillation of the recent works is provided.

i. Fault tolerant and reliable 3D NoC

3D NoC offer a better area-performance ratio compared to 2D NoC thanks to the third dimension. However, this has triggered additional issues. Among them, we can find the containing of the TSVs number and the design of more low-power architectures. Hence, the reliability of 3D NoC is more challenging and by consequence is heavily investigated in academia. Recently, Jiang and Xu surveyed the works as regards fault-tolerant 3D NoC architectures[4]. The authors provided an extensive classification of defects and fault models. A listing of the existing fault-aware routing algorithms as well as a comparative study are also provided. In this section, some of the studied proposal

in [4] are considered. In addition, the more recent proposals that are not studied by Jiang and Xu are also discussed.

Researchers targeted the deadlock freedom of 3D NoC. For example, Ben Ahmed and Ben Abdallah proposed an efficient fault-tolerant and deadlock free algorithm for 3D NoC called Hybrid-Look-Ahead-Fault-Tolerant (HLAFT)[67]. The presented algorithm showed better results than XYZ algorithm and its predecessor called LAFT [68].

Dubois et al. [69] and Somasundaram et al. [70] respectively developed two other similar works. The first one is an algorithm called Elevator-First. It is a distributed algorithm with deadlock-and live lock-freedom capabilities. It is also applicable to both 2D and 3D partially connected architectures. The second one is a deadlock-free algorithm and when combined to a 3D NoC topology developed by the same team, outperforms the proposition of the first work [69].

Lee et al. in their turn [71], attempted to enhance the Elevator-First approach from [69]. The authors maintained the performances of the Elevator-First algorithm with the elimination of virtual channels, which is a very area-saving maneuver. More recently and also based on the Elevator-First algorithm, Lee et al. developed a new energy-efficient and deadlock-free algorithm for 3D NoC called Redelf [72]. The evaluation results showed that the proposed algorithm acted better than the basic Elevator-first in terms of energy consumption and latency.

Ebrahimi et al. established a similar approach[73]. The authors developed a fault-tolerant routing algorithm for 2D and 3D NoC using the advantages of the Hamiltonian path. NaghibiJouybari and Mohammadi, in their turn, developed another fault tolerant algorithm for 3D mesh NoC[74]. The authors proposed FT-DyXYZ, a fault tolerant adaptive routing algorithm that was able to avoid permanent faulty links. The same team proposed a newer fault-tolerant and

energy-efficient algorithm for TSV-based 3D NoC called FT-Z-OE[75]. Finally yet importantly, some of the other efforts focused on developing innovative 3D NoC architectures. As an example, Ben Ahmed et al. presented in [67] a 3D NoC router architecture called 3D-Fault-Tolerant-OASIS while Marcon et al. developed a lightweight and fault-tolerant 3D NoC architecture called Tiny NoC[76].

ii. *Novel 3D NoC architectures*

To bypass the limitations caused by TSVs, other research efforts explored wireless capacitive-and inductive-coupling between the stacked dies [77]. The difference between the two technologies is that for capacitive-coupling only two dies or chips can be connected in a face-to-face fashion. However, with inductive-coupling, many dies can be stacked together. Take et al. [78] and Miura et al. [79] respectively proposed two 3D NoC architectures called Cube-0 and Cube-1. The communication between the different layered chips was assured by inductive-coupling links that are organized in a ring topology. These architectures are also reported as 3D wireless NoC (3D WiNoC) in the literature [77].

Later, several extended studies related to 3D NoC architectures with wireless vertical links were conducted. Matsutani et al. executed in [80] a routing and topology design space exploration. The authors used spanning tree optimizations to reduce the hop count of the network. Zhang et al. developed in [81] an optimized power management scheme. The authors managed to dynamically activate and deactivate the supply power for a portion of the vertical links. The two studies demonstrated that a good balance between the proposed power management technique and the spanning tree optimizations achieved good performances at a reasonable power cost.

Recently, Matsutani et al. investigated the use of an extra NoC layer with a random or mesh topology to enhance the performances of 3D ICs[82]. Two approaches were developed. The first one targeted NoC-less 3D ICs while the second one targeted NoC-based 3D ICs. The authors experimented several configurations scenarios. Several combinations between four vertically-layered ICs with all-mesh, all-random or mixed topologies NoC were benchmarked. The simulation results showed that such configurations could reduce the latency of the transferred packets especially when random topologies were considered. It was also demonstrated that one or two NoC layers with a random topology are sufficient to reduce the packets latency [82].

The latter works have shown a very interesting economic potential with the 3D wireless NoC architectures. Rather than integrating components in a single chip like for SoCs, the required IPs can be vertically stacked on multiple chips equipped with inductive coupled links in a System-in-Package (SiP). As

a direct consequence, many chip combinations can be established with legacy designs at moderate design costs.

Finally, other esoteric studies were also developed. For example, Elmiligi et al. used a genetic algorithm to build 3D mesh NoC with reduced power consumption from a given application[83]. The algorithm was tested and validated in an architecture of 32 microprocessors. Daneshtalab et al. presented a novel methodology to reorder request packets without the need of the two conventional solutions: the dimension-order routing by limiting the packet to use the same path that is performance degrading, or the packets reordering inside the network interfaces that is area expensive[84].

iii. *Design space exploration for 3D NoC*

To tackle the several challenges of 3D NoC, a design space exploration of the 3D NoC-based designs is important. This goes through the developing of analytical models for 3D NoC components as well as for common defects and faults. Khayambashi et al. studied the impact of the TSVs' failures on the reliability of 3D NoC[85]. This allows a more accurate estimation of the area overheads versus the performance gains from the use of TSVs in the design. Jiang et al. proposed the resolution of the latter compromise at higher levels of abstractions[86]. The authors developed an adaptive algorithm that can provide low latency and low power without increasing the TSVs number. This solution maintained a reduced TSVs number for larger 3D NoC-based designs. Ying et al. [87], in their turn, developed a task allocation method for 3D NoC with limited number of TSVs. The proposed method was contrasted with prior methods such as the genetic algorithm and the simulated annealing.

Ebrahimi et al. explored several partitioning methods of multicast communications in 3D mesh NoC in addition of developing analytical models for each method[88]. They came with a conclusion that among the applied methods, the recursive method was the productive one. A similar approach was proposed by Meena et al. called 3D-RPM for 3D recursive partitioning multicast routing algorithm[89].

Lastly, Dahir et al. discussed the reduction of the 3D NoC temperature[90]. The authors alleviated this challenge from the application layer. The authors used a runtime thermal management technique called DPN to moderate the traffic flow in the network, hence assuring a moderate silicon temperature.

b) *Optical-Photonic NoC*

Optical-photonic NoC are a very serious candidate to succeed to classical NoC. In fact, Optics were and still are a viable and widespread solution used in macroscopic networks from the simple single-server installation to the complicated data centers. The reason is such technology offered a very interesting

performance by power consumption ratio among other important benefits. Optical interconnects have been imagined for ICs in very earlier studies such as in these works [91, 92]. At the same time, many efforts showed that in the transistor scale, the integration of basic optical components in CMOS technology, such as laser sources [93, 94], modulators [95], on-chip waveguides [96], and finally detectors [97], was feasible. Moreover, basic functionalities such as buffers [98] and optical-based logic functions [99] were experimented. These discoveries have not only triggered the research and the exploration of optical interconnects, but also proved their positive potential for an eventual commercialization [100].

Earlier established studies by Haurylau et al. in [101], Chen et al. in [102], and Petracca et al. in [103], discussed the performances that might emanate from CMOS compatible optical components. Depending on the available or the projected technology, the authors also contrasted the optical interconnect performances with their electrical counterparts to demonstrate the electrical interconnect limitations in the future.

i. All-optical NoC

To the best of our knowledge, Kirman et al. presented the first attempt to develop an on-chip optical network [104]. The authors designed a ring-based topology optical NoC where the network consisted of an optical ring or loop on which four switches are connected. Each switch managed a set of IPs such as memory controllers or L2 caches. The results showed performance enhancements in terms of latency for the proposed architecture, a four-node opto-electrical buses, compared to its pure electrical counterparts especially when two or more distinct wavelengths were used.

ATAC was also another alternative to build optically interconnected many-core processors chips [105]. The proposed architecture utilized an on-chip optical network to connect 64 clusters for 1024 cores. Compared to a similar electrically-interconnected 1024 cores architecture, ATAC succeeded on 39 % of speed-up [106, 107].

Shacham and Bergman executed another attempt in the field [108]. The authors presented an optical interconnect called SPINet. The experimental architecture of SPINet is a 2x2 switching node that exploited wavelength division multiplexing (WDM) for a total bandwidth up to 160 Gb/s (16 wavelengths x 10 Gb/s link). As an experimental setup, the authors tested a four nodes architecture to demonstrate the SPINet capabilities. Later, a second demonstration with six SPINet nodes was described [109].

Vantrease et al. proposed a 3D optical network called Corona [110]. The optical interconnect was used to link up to 64 clusters composed essentially by four cores with a shared L2 cache and where on top of them were placed optically connected memories (OCMs). The

optical interconnect was a global broadcast optical bus where all the clusters were connected. Corona showed high performances of 10 Tb/s for OCMs and 20 Tb/s for the clusters' cores. However, the separation between the optical interconnect, the clusters and the OCMs omitted the scalability problems. This is one of the most important challenges for ONoC. Vantrease et al. developed a related work to Corona consisting of an optical arbitration mechanism to maximize the channels utilization of optical interconnects [111]. Moreover, Hendry et al. tackled in [112] the posed problems by a circuit-switching ONoC such as in [108]. The authors started from the results of an earlier established analysis [113]. After, they proposed a TDM arbitration scheme to replace the electrical parts, which were responsible of the network resources allocation.

Similarly, Biberman et al. developed an electro-optical switch architecture with up to 40 Gb/s data transfer rate [114]. Furthermore, a multi layered version, based on the previous switch architecture, was presented by the same team [115]. In addition of the CMOS compatibility and the high scalability of the architecture, the authors demonstrated the usefulness of such switch fabric in the case of data-centers. The switch architecture consisted of 256x256 non-blocking ports for a 51.2 Tb/s bisection bandwidth capable of linking up to 2560 server racks.

As conventional processors were scaling to many-core systems with higher bandwidth networked memories (usually DRAMs) [116], many solutions have emerged not only to alleviate such demands but also with energy efficiency considerations. In [117] and [118], and later extended in [119], the authors presented a monolithic processor-memory network architecture based on photonic technology. The architecture used dense wavelength-division multiplexing (DWDM) in local meshes to global switches (LMGS) ring matrix topology. Up to 256 cores could be connected to 16 DRAM modules for an improved throughput of 8 to 10 times compared to an aggressive purely electrical network.

Joshi et al. developed another related LMGS architecture that was organized on an U-like shape [120]. This architecture showed a less power consumption for thermal tuning circuits but suffered from higher power losses in the waveguides and the end-to-end through.

Beamer et al. [121] proposed a novel photonic interconnect DRAM (PIDRAM) architecture based on a previous design that has been described earlier in [117]. Major enhancements were high per-pin bandwidth with on-and off-chip energy savings, compared to equivalent, even future, pure electrical counterparts. More details for the design of on-chip core-to-core and core-to-memory photonic networks are provided in [122] and in [123].

Joshi et al. also presented a similar architecture based on Clos networks [124]. Simulation results

demonstrated that Clos networks had a smaller power and area impacts compared to a baseline NoC or to a photonic NoC with global crossbars (centralized and distributed). In addition, the Clos photonic network maintained a uniform latency and throughput thanks to its extensive path diversity. The Clos network was also used to design a buffer less photonic Clos-based NoC called BLOCON [125]. A contention-free algorithm called Sustained and Informed Dual Round-Robin Matching (SIDRRM) along with a path allocation scheme named Distributed and Informed Path Allocation (DIPA) were used as routing mechanisms for the proposed architecture. Similarly, Koochi and Hessabi developed a contention-free all-optical routing method called CoNoC[126]. An extended version of the developed efforts with CoNoC is available here [127].

The research on the field of pure photonic point-to-point interconnects for on-chip communications had continually evolved. The proposals that we have already discussed like the Cornell ring architecture [104], the MIT ATAC [105], the Columbia SPINet [108] and Corona [110] constitute a foundation to the following works.

Pan et al. proposed a nanophotonic architecture called Firefly[128]. The authors combined electrically connected nodes (organized by clusters of four nodes) with a global photonic wave-guide for intra-clusters communications. For a more energy efficiency, a reservation-assisted single-write-multi-read (SWMR) design was implemented. Initially, all the network receivers are disabled. To send a packet, the router broadcasts a packet with the destination and the control information. Hence, only the receiving router is activated. Overall, the Firefly architecture resulted on performances better than the state-of-the-art all-optical or all-electrical architectures.

Later, the same authors tackled a very common challenge in optical NoC that is the reduction of the static power consumption[129]. They presented Flexi Share: a crossbar architecture with minimum but globally shared channels for all the nodes. Although such architecture seemed to add more energy constraints due to the design complexity, the energy gain was perceptible due to the reduction of the channels' number with their static power overhead.

Morris and Kodi investigated on their turn the feasibility of a 64 cores ONoC called PROPEL and its extended version E-PROPEL for up to 256 cores architecture[130]. The two versions were confronted to Batten et al. [117] and Vantrease et al. [110] proposals, at an equal number of wavelengths. The comparison was discussed in terms of hardware complexity with metrics such as the number of waveguides, microring resonators and photodetectors. The power loss and the optical/electrical areas were also considered. The comparative study also compared the proposed ONoC architecture with a conventional mesh NoC in terms of the obtained throughput and power consumption.

Xue et al.[131]studied another optimistic approach. The authors presented a 3D optical interconnect using free-space optics. This type of propagation medium offered a speed of light propagation with a small energy loss. However, this technique relied on the technological advancements of optical components like micro-lenses and micro-mirrors. In addition, to demonstrate the feasibility of their design, the authors conducted a study related to newly-developed or emerging devices, circuits, and optical dedicated technologies. A prototype in relation with this study was also fabricated[132].

In the last 3 years, many ONoC architectures have emerged. Among them, we can find the Olympic ONoC[133]. A full-optical ring topology NoC where local and global rings were used to mitigate the low latency versus the high-energy consumption problem.

Luminoc was another all-optical mesh topology NoC that took advantages from MWSR (multiple write single read) arbitration method and from point-to-point connection for data transmission[134]. Simulation results showed that Luminoc acted better than electrical mesh NoC and the Clos architecture from[124]. However, such topology still depends on technology integration of dense optical channels on a silicon chip. Recently, Kakoulli et al. considered the integration of optical components in silica to develop a comparable approach to Luminoc in terms of performances[135]. Unlike Luminoc, the P-sync proposal was a shared-bus based architecture that used Photonic Synchronous Coalesced Access Network (PSCAN) [136]. The full architecture targeted long range interconnect applications that require non-local data accesses such as the distributed Fast-Fourier Transform (FFT).

Zulfiqar et al. studied in [137]the impact of the point-to-point and shared channels for optical interconnects for a fixed laser power budget. The authors pointed the static power consumption of ONoC in particular the laser sources that were the major consumers. As a solution, they estimated an ideal sharing degree in function of the optimal sharing gain and proposed wavelength stealing. The proposed solution used the same topology as for point-to-point networks with N2 channels. Each channel had at least two nodes, the owner and one or more stealers. Evaluation results demonstrated that such architecture provided between 20 and 23 % energy-delay product (EDP) improvement compared to point-to-point topology.

Similarly, PROBE was another alternative to diminish the static power consumption of ONoC [138]. The authors proposed the use of tunable splitters instead of the passive power-inefficient ones. The authors used the tunable splitters to scale the available bandwidth dynamically. For an accurate scaling of the bandwidth, a prediction evaluation was computed from the link and the buffer utilizations of every output port.

At a higher level of abstraction, Chao et al. tried to alleviate the challenges of the laser power consumption[139]. Their proposition was to split the energy budget among the network buses based on a weighted time–division–multiplexing scheme. The TDM mechanism was based on the instantaneous bandwidth requirements of the running applications. Later by 2014, the same authors proposed a methodology for the placement and the sharing of on-chip laser sources for an optimal and high energy-efficient use [140]. Additionally, the last study included a relevant state-of-the-art synthesis for ONoC research axis. In the same way, Heck and Bowers conducted a study to demonstrate that on-chip laser sources can increase the source efficiency and the energy consumption compared to off-chip laser sources due to the modularity they offer and because of the absence of coupling losses.[141]. Pintus et al. unveiled in [142] a novel all-optical and ring–based ONoC architecture. Recently, Gambini et al. detailed the prototyping of the same ONoC in silicon[143]. The ONoC was centralized on a principal ring coupled to multiple local micro-rings. The authors provided simulation scenarios for both performances and fabrication tolerances with a silicon-on-isolator (SOI) technology platform.

Network interfaces (NIs) were at the heart of the study presented by Ortín-Obón et al. [144]. The authors discussed the lack of the research in the NI level in ONoC in spite of its important participation for the data transfer of an optical on-chip network. The authors proposed the design of a complete NI architecture for wavelength routed ONoC. They also demonstrated that to maintain an acceptable bandwidth with realistic power budget, 3- to 4-bits parallelism should be applied. Less than 3-bits parallelism results on a very low bandwidth while more than 4-bits parallelism results on poor power behavior in particular with the static power consumption.

Two other all-optical wavelength-routed NoC proposals were developed by Koohi and Hessabi in [145] and [146], respectively. The first one, called 2D-HERT used a novel topology based on a passive routing with wavelength-routed optical switches (WaROS). The obtained results showed a reduced energy consumption and a lower data-transmission average delay compared to a baseline ONoC as well as to a classical NoC with torus topology. The second all-optical architecture was called Power-efficient Scalable Wavelength-routed Network-On-Chip (PeSWaN). The proposed ONoC had the ability of a controlled scaling. In fact, the implemented control mechanism of PeSWaN used $N/4$ control units for a total number of N nodes along with contention-free switching data circulation.

Hamedani et al. developed a similar architecture[147], namely QuT. The QuT proposal was based on a ring topology constructed with microring resonators in addition of strategically placed shortcuts.

Compared to a baseline ONoC such as Corona[110], QuT had smaller insertion losses but more microring resonators. Compared to CoNoC[127], QuT had a smaller number of microring resonators but more insertion losses. Overall, QuT offered a balanced power and energy consumption for a better scalability than Corona and CoNoC.

Similar to QuT, Werner et al. proposed an ONoC based on a mesh-like topology called Amon[148]. The proposed architecture outperforms QuT and several other ONoC. With a limited overhead in the waveguides area, Amon offered a better power consumption as well as a lower area consumption for the microrings area while maintaining similar performances.

Wu et al. [2014] presented SUOR[149]. The authors designed a cluster organized ONoC for up to 256 cores. Dedicated clusters called cluster agent (CA) assured the flow control and the data channels set-up. Simulation results showed a more reduced EDP compared to Corona [110] and Flexi Share [129].

Last but not least, Xiaolu proposed a ring–based packet-switched ONoC called RPNOC[150]. The proposed architecture showed a better energy/bit consumption compared to an optical NoC with a mesh topology, and an electrical NoC with mesh or ring topologies. RPNOC also had a higher packet throughput and a lower latency compared to the aforementioned NoC.

ii. *Hybrid-optical NoC*

A common practice for hybrid emerging technology NoC was the combination of a local electric baseline NoC or some of its components with a global optical one. The Phastlane architecture was an example of such heterogeneity [151]. The authors tackled the contention that might occur in optical NoC with electrical buffers in a manner that the received packets could be electrically-buffered or dropped then retransmitted.

Ye et al. proposed a hybrid electric-optical router to build a torus topology based ONoC[152]. The proposition called THOE was composed of clusters (4 cores per cluster with electrical interconnections) connected with an optical network with, full-optical, circuit-switching capabilities. THOE showed not only better power consumption compared with a classical NoC with the same topology but also better resource usage compared to baseline ONoC such as the torus network [153] and Corona [110].

Meteor was another hybrid optical-electrical NoC [154]. The architecture coupled an optical ring-shaped waveguide with 2D mesh electrical NoC. This architecture offered a more simplified optical network with its power efficiency and reduced latency combined to a full-distributed 2D electrical mesh. METEOR offered an interesting modularity with its Photonic Region of Influence (PRI) in a way that the optical waveguide could

connect a set of cores' islands from 2 to up 36 cores. When compared to the state-of-the-art ONoC such as Corona [110], Firefly[128], the optical mesh from [153] and a 2D mesh equivalent NoC, METEOR had a reduced power consumption and EDP with a simpler photonic architecture.

Close to the Meteor proposal, Grani and Bartolini established another effort[155]. An optical ring NoC in combination or not with a conventional NoC was studied in terms of power consumption and latency. Many simulation scenarios were provided including diverse arbitration strategies along with the possibility of the variation of the optical ring numbers.

Fu et al. developed a similar electrical-optical NoC architecture, namely, HEON[156]. The authors tackled long electrical wires with a global optical one in a serpentine shape to link the distant cores. They also used a dynamic power strategy capable of dynamically managing the network components. Simulation results showed that HEON had more than 43 % EDP gain compared to a baseline NoC and ONoC, respectively.

In [157], Tan et al. described a hybrid locally-electrical and globally-optical connected architecture (HONoC). The architecture was organized in a BFT-based topology. HONoC relayed on hybrid routers to link between locally-electrical cores and globally-optical connected clusters. The latter were in their turn connected via a generic wavelength-routed optical router (GWOR) developed earlier by Xianfang et al. [158]. Moreover, Büter et al. developed a controller called DCM for distributed channel management that was capable of switching between two different parallel NoC such as an ONoC and an electrical one[159]. The DCM was also able to reconfigure the same electrical NoC if reconfigurability was implemented. For a hybrid configuration, the authors used the two baseline ONoC architectures from [153] and [130] to validate their approach.

Finally yet importantly in the optical-electrical hybrid NoC direction, Balboni et al. [160] studied the internal interconnect fabric of general-purpose processor accelerators (GPPA). The authors addressed the global electrical NoC that serve to link processing elements on-and off-the chip with an optical one. The proposed hybrid network architecture was simulated for 1- to 4- bits parallelism. After that, it was compared to its pure electrical counterparts. Results showed an important overhead on static power, however in the dynamic energy domain the proposed hybrid ONoC was more efficient.

As another direction for hybrid emerging technology NoC, 3D optical NoC were developed. Ye et al. utilized two superposed layers, an optical layer and an electrical one[161]. The optical upper layer was used to transfer data packets while the bottom electrical layer handled the control packets as well as controlling signals to the optical switches. The communication between the two layers was assured with vertical TSVs.

Similarly, Le Beux et al. proposed the exploitation of the low power and latency advantages of an additional optical ring NoC (ORNoC) layer to connect multiple conventional NoC-based layers in a 3D fashion[162]. The proposition also provided guidelines for an optimal placement of the NoC layers and the TSVs as the distance separating the upper ORNoC layer from the lowest NoC ones could be considerable. Moreover, Qing et al.[163] presented a comparative study between 3D ONoC and 2D ONoC. After developing the 3D ONoC router model, they demonstrated that 3D ONoC alleviated 2D ONoC related problems such as long interconnects. They also provided better results in terms of the delay and the packets losses.

iii. Design space exploration for Optical-Photonic NoC

No efforts related to ONoC we cited above would be achievable if the research community did not execute a rigorous design space exploration [1]. In the following we cite our findings in terms of design space exploration, analysis and tools related to optical interconnects.

Hendry et al. initiated the analysis of photonic networks through a developed model for omnet++ tool[113]. Many simulation scenarios with diverse loads and topologies were executed. Later, Chan et al. [164] investigated several tools and design methodologies. The authors developed an extensive study as regards ONoC [165] using a dedicated ONoC tool called Phoenix Sim [166]. The same team explored the physical layer of ONoC. A variety of the basic components for ONoC was modeled [167]. More recently, Abadal et al. studied ONoC in terms of area and energy scalability[2].

The industry was also involved on the design space exploration of optical NoC[168] while Koka et al. presented an earlier proposition[169]. The authors conducted an extensive comparative study between many baseline ONoC architectures. The studied architectures were token ring, point-to-point, limited point-to-point, circuit switched and two-phase with two ramifications. The simulation results of the considered 8x8 microchip developed by Krishnamoorthy et al. demonstrated that the point-to-point optical network showed an interesting EDP[170].

From a topology perspective, Faralli et al. investigated the performances of bus- and ring- based ONoC[171]. The authors contrasted the performances of the ring-based ONoC developed in [143] with a bus-based one. The comparative study was proceeded at the physical layer with real prototypes. The obtained results showed that the performances of ring- and bus-based ONoC are comparable in worst-case scenarios. However, if interferences could be avoided, the ring-based ONoC outperforms the bus-based one.

As optical component are thermally sensitive and by consequence can degrade the system performances, thermal management of ONoC is a research direction of a huge interest. To remedy to the

deviation of on-chip optical components, Zhang et al. proposed to localize the hotspots on the targeted platform with an accurate simulation[172]. Based on the latter results, a new task allocation scheme was deployed to contain the temperature of the network modulators and filters while maintaining the bandwidth full-availability.

Since PhoenixSim, many other DSE tools have emerged such as VANDAL [173], DSENT [174] and PROTON [175]. More recently, other tools were developed such as CLAP [176], OTemp [177], PROTON+ [178] and the ONoC dedicated reliability-aware design flow in [179]. Additional information for ONoC dedicated tools are also available in this textbook [56] (Refer to the fourth chapter).

Even with the recent advancements on the technology integration of on-chip optical components [180], some recent studies putted the accent on the exploration of the physical layer. Mainly because the physical layer is a major bottleneck for an ONoC-based design. In this way, Ramini et al. studied the power behavior of wavelength routed ONoC (WRONoC) with multiple topology configurations[181]. The authors also demonstrated how a design could diverge from its high-level initial expectations due to the place & route constraints. In addition, they pointed the lack of CAD dedicated tools for ONoC at the physical layer. A potential solution to this challenge were presented by Boos et al.[175], Ramini et al.[182] and recently[178]. Moreover, Ramini et al. questioned with respect, the viability of ONoC solutions and demonstrated how an aggressive conventional NoC outperformed its optical counterpart[183]. A key assumption on the last attempt was the consideration of an accurate modeling framework (AMF) instead of the common one (CMF). This led to a meticulous consideration of every design power parameter.

iv. *Final remarks*

To conclude this paragraph, we cite some recent and very promising results obtained at the physical layer for optical on-chip components and networks. Qian et al. succeeded on integrating a quantum-dot light emitting diodes on a multilayer structures[180]. Qiang et al. designed and profiled a compact silicon optical switch based on the thermo-optic effect instead of the usage of traditional microring resonators or Mach-Zehnder interferometers[184]. Lately, Wang et al. presented a complete ONoC integrated in Si-CMOS platform[185]. Similarly, Yang et al. presented a reconfigurable and non-blocking four port optical router[186]. The fabrication process as well as the measured performances results were reported.

The Hubeo+ project is also another promising work that was presented by Thonnart and Zid in [187]. In fact, a demonstrator of an optical networks-on-chip is planned for 2016 for up to 36 cores with a bandwidth up to 2 THz and a 20 W power consumption. The authors

also claimed that by 2020 the expected performances will reach 4 THz for more than 72 cores with the same power consumption of 20 W. The targeted cores of the demonstrator were supposed to be microprocessors and memories. Finally, readers can find an updated and extensive listing of the available literature for inter- and intra-chip optical-networks in this online bibliography[188].

c) *Wireless NoC*

Wireless NoC can circumvent many of the persistent issues related to classical NoC. For example, WiNoC can tackle the correlated increase of the power consumption and the computation capacity or the on-chip long-range wires vulnerability[189]. As the integration technology matures, the research for WiNoC is evolving. In addition of the various feasibility studies that are elaborated by Ding et al. [190], Karim et al. [191] and Xinmin et al. [192], there are now various hardware prototypes which are developed[193, 194]. According to many simulation scenarios[195], WiNoC have the best bandwidth by packet energy ratio among other emerging technology NoC. Moreover, WiNoC showed a very interesting scalability for 512 cores system size and more. This important scalability is offered with a limited area overhead due to the absence of wires [44]. Only RF-Interconnect or Optical NoC can compete with such capabilities, in some aspects. Ganguly et al. investigated the design methodologies, the technology specifications and the performance evaluation for WiNoC architectures[196] but recently Abadal et al. established a new design space exploration related to WiNoC[3].

The wireless NoC architectures can be classified in two major categories. The first one is composed of many wired NoC clusters that connect a set of cores. Usually, they are organized in a mesh topology fashion. Each one of the sets communicates with the other ones through wireless shortcuts. The second one, called small-world wireless NoC, aims on developing a NoC with a balance between short local links and long range wireless links[45]. Hence, this approach alleviates the topology-inflexibility problems of the mesh-based WiNoC. The idea was inspired from natural networks such as the brain neurons networks or from macroscopic networks like the Internet and some social networks.

i. *Mesh-topology based wireless NoC*

The first attempts have targeted the first type of WiNoC architectures. The proposed work by Zhao and Wang figured among these efforts[197]. The authors developed a WiNoC architecture based on CMOS ultra wide band (UWB) technology. Later, the same authors relied on the flexibility of the wireless nodes to rebuild as needed the network topology to meet the application constraints[198]. An unfeasible operation with wired nodes without considerable area overheads. Moreover, a limited set of wired links are used to control the

wireless nodes and so leaving 100 % of the wireless link bandwidth to data transportation. When the topology is fixed, a location-based routing (LBR) is used to circulate the data among the nodes.

An additional impact of topology rebuilding was the possibility of multi-channeling in a way that a node can broadcast the same data to many other nodes, hence increasing the network throughput. Moreover, deadlock avoidance capability was implemented to maximize the determinism and the reliability of the proposed architecture. The enhanced WiNoC architecture was called multi-channel wireless NoC (McWiNoC).

Zhao and Ruizhe[199] presented an overlaid mesh topology where “big” wireless nodes with long-range multi-channel links were placed among “small” nodes with simple short-range links to the bigger ones. They also developed a network capacity model that was used to search the optimal topology configuration for the network. The followed methodology relied on a zone-aided routing algorithm to assure deadlock freedom for the data transfer without sacrificing the network efficiency[200]. The multi-channeling and arbitration methodology we cited above was later enhanced with DuSCA that stood for dual selection channel arbitration scheme. DuSCA was developed to arbitrate receiving and sending conflicts at the receiver and the transmitter sides with a static channel assignment scheme [201]. Lately, Ruizhe and Zhao proposed a more developed arbitration scheme[202]. The authors targeted conflicts that might occur from static channel assignments when many senders solicited the same receiver simultaneously. The authors presented a load adaptive multi-channel arbitration mechanism to alleviate DuSCA limitations and eliminated the contention problems.

Lee et al. in their turn, proposed a centralized single transmitting antenna to multiple receiving antennas WiNoC architecture, namely WCube[203]. The architecture can achieve 20% to 40% latency gain with less or comparable 2D mesh network for 1024 cores. Hanhua et al. developed in this work [204] an algorithm called APW that resolved some limitations of the WCube architecture [203]. The addressed limitations were the poor scalability of WCube and its dependency to its recursive topology that is necessary to avoid deadlock issues. The proposed APW algorithm and its ramification DAPW were deadlock-free and guaranteed the reachability of partial network structures. The scalability problem was resolved by an incremental interconnection structure called IWCube that allowed the construction of the network without maintaining the complete topology of WCube.

Chifeng et al. developed a similar architecture called WNoC[205]. The network was based on a 2D mesh wired NoC called Network-based Processor Array (NePA) divided on equal islands. Each one of the island

had a wireless router to assure wireless communication with the rest of the islands.

DiTomaso et al. developed an architecture called iWise[206]. The network was organized under 16 clusters to where four cores are attached. Clusters can communicate using high bandwidth wireless link for a one-hop 64 cores' system and expandable to 256 cores for a total of three-hop count. The same team presented later another WiNoC architecture called A-WiNoC that can increase the bandwidth in hotspots, locally and globally, using local and global controllers[207].

Recently, Dai et al. proposed a hybrid WiNoC architecture[208]. The considered 8x8 mesh-topology is composed of several subnets of four IPs with a star topology. Each one of the subnets had its proper wireless router and all the wireless routers are fully-connected. The authors adopted a multicast scheme for the data transmission. However, an energy-efficient technique was proposed. The authors used the power gating technique to deactivate the wireless routers that are not involved on the multicast transmission. Although this architecture introduced several new techniques, the considered topology is inflexible and is not suitable for recent dense and heterogeneous designs.

More recently, Zhao et al. proposed an irregular and reconfigurable WiNoC architecture to alleviate the density and the heterogeneity problems of the recent designs[209]. The authors proposed an application-aware placement of the wireless routers. Hence, an application-specific topology will be obtained. For a more efficient exploitation of this custom topology, the authors developed a new routing scheme called region-aided routing (RAR). The combination of the latter features led to better performances when compared to regular topologies WiNoC with table-driven or location-based routing algorithms.

ii. *Small-world wireless NoC*

Small-world wireless NoC, which are the second type of WiNoC architectures, were explored and studied by Chang et al. [210] and Deb et al. [211], respectively. They proposed a WiNoC design called mm-wave small-world wireless NoC (mSWNoC). The mSWNoC outperforms largely its classical NoC counterparts. Recently, Pande and Heo[194] extended and presented the former studies from[210] and [211]. The mSWNoC transmitting circuit fabrication results that consisted of an on-off Keying (OOK) modulator chip were explained [212]. Lately, Xinmin et al. have also unveiled the details of the receiving part that consisted of an OOK demodulator[213].

Extra studies in relation with mSWNoC were also conducted. In one hand, Wettin et al. investigated the performances and the thermal profile of mSWNoC[214]. In the other hand, Murray et al. conducted a study regarding dynamic voltage and frequency scaling (DVFS) using MROOTS and ALASH

routing algorithms[215]. In relation with the DVFS, Wonje et al. proposed to prune as possible the underutilized voltages thus reducing the design of the mSWNoC[216].

To obtain the desired performances from WiNoC, flow control algorithms and fault resilient techniques have to be investigated. Ganguly et al. exploited the fault tolerance behavior of natural networks such as microbes' colonies and the internet to develop a fault tolerant architecture of a small-world WiNoC[217]. The authors demonstrated that even at high fault rates, the developed architecture showed an interesting resilience compared to wired mesh NoC [196]and WiNoC. Moreover, the authors presented an error control coding mechanism that can maintain the network reliability thus achieving similar high performances of its wired NoC counterparts[218].

iii. Design space exploration for wireless NoC

Design space exploration studies are necessary to build power-efficient and reliable WiNoC. To this aim, Mineo et al. [219]studied an adaptive technique to control the transmitting power at runtime for WiNoC. The authors integrated a specific block called VGA (voltage gain amplifier) which is responsible of controlling the transmitting power via the power amplifier. This technique was integrated into two WiNoC architectures that are iWISE [206] and McWiNoC[198]. The evaluation of the iWISE and the McWiNoC architectures was carried within Noxim simulator [220]. The authors provided results that showed a significant gain in power consumption compared to a baseline power-management scheme. Lately, a more detailed study of this technique was developed[221]. The authors applied their technique to an additional WiNoC architecture namely HmWiNoC[211].

Similarly, Laha et al. conducted an extensive study followed by a general exploration of the design landscape for WiNoC transceivers at the physical layer[222]. In their work, the authors discussed several alternatives for the design of transceivers in term of the fabrication technology, not only for on-chip wireless interconnect but also for off-chip wireless networking.

In the same way, Abadal et al. explored the enhancement of broadcast-enabled multicore designs with WiNoC[223]. The authors proposed to use a hybrid NoC architecture that was composed of a WiNoC and a classical one. The WiNoC will be used as a global shared medium for data broadcasting while the classical one assured the remaining of the data flow. Additionally, an insightful discussion of the WiNoC state-of-the-art and related challenges was developed.

The design of fault tolerant and reliable WiNoC is more and more explored. Hence, congestion-aware and conflicts-free techniques for WiNoC are necessary. For example, Murray et al. investigated the impact of a congestion-aware routing in the network thermal performances[215]. Additionally, the authors combined

this routing scheme with dynamic voltage and frequency scaling to build power-efficient WiNoC.

It is also important to develop design methodologies that are capable to consider QoS factors for WiNoC. Recently, Mansoor et al. [224] presented a design methodology to build fault-resilient WiNoC. The authors considered in their study transient and permanent faults. The proposed methodology combined an optimization of the network topology, a medium access mechanism and an error correction code to build a robust WiNoC. Dehghani and Jamshidi studied a similar approach[225]. First, the authors developed a strategy for an optimal placement of the WiNoC router. Second, they used several fault-tolerant communication protocols to test the efficiency of their WiNoC architecture.

d) RF-Interconnect

Another known direction to explore for emerging technology NoC is RF-Interconnects (also reported RF NoC). The established works by Socher and Chang [226] and later by Tam et al. [227] could be a good starting point to this section. The authors answered very carefully to the question on how RF-Interconnect can enhance future chips. In fact, the benefits are diverse and can be summarized in the following:

- In the first place, RF-Interconnect are completely scalable and compatible with current and future CMOS fabrication processes.
- Secondly, they are totally immunized against noise thanks to their higher modulation frequency starting from 10 GHz.
- Thirdly, they are a valuable solution to chips with multiple clocked IPs since frequency-division multiple-access algorithms (FDMA) can be used to assure a multi-carrier link. This is useful to modulate heterogeneous clock domains data and transmit them simultaneously but spectrally separated.
- Finally yet importantly, multicast simultaneous communication can be implemented on a single physical waveguide for many receivers.

In addition of the explanations exposed above, the authors provided realistic implementation results of some prototypes to facilitate the design exploration of RF-Interconnect based architectures.

Conceptually, this technique is similar to the macroscopic RF networks. It is based on transceivers and waveguides as propagation medium but rely essentially on integration technology when applied to on-chip or to chip-to-chip networks. Chang et al. [228] discussed this potential solution since 2001. Havemann and Hutch by, in their turn, discussed the other potential emerging solutions[229]. However, first proposals emanated later for off-chip connections from the works of Shin et al. [230, 231] and Chang et al. [232, 233]. Furthermore, there are other works that discussed on-chip interconnects such as in [234] and [227].

i. *RF-Interconnect proposals*

Chang et al. conducted to the best of our knowledge, the first design exploration for RF NoC[234]. The study compared a baseline NoC of 10x10-mesh topology with the same sized architecture but enhanced with a Z-like shaped global waveguide. Shortcuts to the global transmission line were strategically placed to minimize the hop count among the distant routers. The proposal, called MORFIC, showed that for an extra area of 0.13 %, the latency was reduced by 22%, compared to the cited baseline NoC above. Moreover, Tam et al. developed a tri-band RF NoC fabric for a simultaneous, up to 10 Gb/s transmission rate[235].

Liping and Hanson studied the addition of an extra layer on the top or at the bottom of the silicon substrate called guiding layer[236]. Although the study focused on the physical characterization of the guiding layer, it demonstrated, first the feasibility and second the potential of such propagation medium for on-chip interconnects.

Last but not least, we can cite some recent efforts involving the use of Orthogonal Frequency Division Multiple Access (OFDMA) modulation to build an RF NoC. Such approaches were described successively in[237], [238]and[239]. In the first effort[237], a feasibility study of an architecture composed of 32 clusters that were connected with OFDMA RF-based NoC, was developed. Each of the clusters had 16 tiles with 4-cores each one, for a total of 2048 cores CMP. In addition, the authors developed an arbitration scheme that reduced the average latency by 3.5x. Drillet et al. exploited the OFDM RF NoC fabric to build a 4096 cores CMP sharing up to 20 GHz of bandwidth [238]. Hamieh et al. in their turn[239], conducted a design space analysis at the physical layer of the same OFDM RF NoC transmission line. A power study was established for an efficient communication with two different shapes for the transmission line (U- and X-like shapes). Recently, Brière et al. presented a similar architecture[240]. The OFDMA technique was used to maximize the use of the available bandwidth. Hence, lower network resources will be needed.

ii. *Design space exploration for RF-Interconnect*

As it was the case for the other emerging technology NoC, many design space exploration exercises for RF-Interconnects were also proceeded. Among the first studies, we can cite the established proposal for intra-chip RF-Interconnect that we had already explained earlier in [234], and also for inter-chip communication like in[241]. Despite the fact that the study in[241]was intended for chip-to-chip communications, the components which were modeled and analyzed in the study, such as waveguides and UWB transceivers, could be used similarly for intra-chip communication purposes. Schinkel et al. proposed a more representative example of the design space exploration at the physical layer[242]. The authors

designed a transceiver that can be exploited on a RF NoC capable of up to 5 Gb/s data rate where differential twisted links were used. RF on-chip components that could be utilized for on-or off-chip communications such as transceivers were also studied in [243]and [244], respectively.

Recently, Pourshirazi and Jahanian presented a more developed study[245]. The authors proposed an algorithm for an optimal placement of RF resources in addition of a maximum utilization of the available RF bands. The results showed that routing congestion and critical delay were significantly reduced at power and area costs of 2.33 % and 11.89 %, respectively. Later, ValadBeigi et al. presented another NoC architecture based on a novel framework to reduce the delay and the power consumption[246]. The proposed architecture was a hybrid architecture composed of a conventional NoC along with supplementary RF nodes that might use dedicated shortcut paths for a fast data traversal between distant nodes. The mechanism was assured by a router architecture that had the five classic input/output ports (East, West, North, South and local) in addition of the RF Tx/Rx ports for radio-frequency based communication. Xiao et al. presented a similar exercise[247]. The author discussed key problems related to the design of hybrid RF NoC combined with 2D mesh NoC.

Finally, a very promising attempt was developed by Yu et al. in [248]. The authors proposed the expansion of RF-interconnect capabilities to vertical layers through partially hollow TSVs (air-gap-based coaxial TSVs). Compared to its dielectric counterpart, the modeled air-gap TSV had a smaller power and area consumptions thanks to its reduced hardware footprint.

e) *Other alternatives for the NoC design*

In this section, we review some of the original proposals or outstanding still in-progress works. Most of these works are based on substrate materials such as graphene or carbon nano-tubes (CNTs)

Previously in Table IV, we mentioned that WiNoC bandwidth might be increased to THz domain with CNTs. CNTs were investigated for on-chip interconnect for many years [249]. Recently, Kaushik and Majumder reviewed the evolution of interconnects from a technological perspective[250]. In addition, the authors provided an extensive study on the performances of CNT-based interconnect.

Brun et al. developed a study in relation with CNT-based antennas[251]. The authors verified their study with a practical methodology of a CNT growth process[252]. Thus, they proposed CNTs as an RF-interconnect propagation medium. In addition, CMOS compatibility experiences of the proposed CNTs were described to demonstrate that they could be adopted on conventional CMOS processes.

The organic substrate feasibility and further its productivity were also widely investigated. In this

direction, graphene-based electronics was not only stated for graphene-based transistors[253], but also in the particular cases of THz enabled nano-antennas [254, 255] and for wireless NoC[256]. In the last work, the authors studied the feasibility of graphene-based WiNoC. Moreover, a design space exploration was initiated to study a graphene-based WiNoC and ONoC hybrid architecture [257] and by consequence these advancements have attracted the industry [258]. More details of this attempt are provided in [259].

As it was the case in Anthony's work[100], the industry contributed on enriching the intra-chip connection paradigm, as well as the inter-chip one. In this context, Mitchell et al. proposed a proximity communication (PxC) scheme[260]. The concept was based on capacitive coupled channels of up to 4 Gb/s for each one, with less than 2.5 mW/Gb/s (the same concept was also used in a 3D NoC proposal [78] (refer

to Section 3.2). The authors claimed that such inter-chip interconnect fabrics could be a viable solution to stack heterogeneous chips such as DRAMs and processors chips. However, they concluded on the fact that augmenting the number of connected chips degrades the overall system latency due to the on-chip metal wiring and they proposed optical interconnects as a potential solution.

f) Summary

In this section, we have reviewed the available literature for emerging technology NoC. We have covered the principal directions in this area namely 3D, Optical-Photonic, Wireless, and Radio-Frequency NoC, in addition of some original alternatives. For a more convenient reading, Table II provides a classification of the studied works in the previous paragraphs.

Table II: Summary of Emerging Technology NoC Proposals

		Relatedworks	Design space exploration efforts
Optical	3D NoC	[4][67][68][69][70][69][71][72][73][74][75][76][77][78][79][80][81][82, 83][84]	[85][86][87][88][89][90]
	All-Optical	[104][105][106, 107][108][109][110][111][112][113][114][115][116][117][118][119][120][121][122][123][124][125][126][127][128][129, 130][131][133, 134][135][136, 137][138, 139][140][141][142][143][145][146][147][148][149][150]	[1][113][164][165][166][167][2][168][169][170][171][143][172][173][174][175][176][177][178][179][180][181][175][182][178][183][180][184][185][186][187]
	Hybrid	[151][152][153][154][153][155][156][157][158][159][153][160][161][162][163]	
Wireless NoC		[189][190][191][192-194] [195][44][196][3][45][197][198][199][200][201][202][203][204][203][205][206][207][208][209][210][211][194][210][211][212][213][214][215][216][217][218]	[219][206][198][220][221][211][222][223] [215][224][225]
RF		[234][235][237][238][239][238][239][240]	[241][242][243][244][245][246][247, 248]
Other Alternatives		[249][250][251][252][253][254-256][258][259][100][260][78]	

IV. CONCLUSION

In this work, we reviewed emerging technology NoC proposals for the last ten years. This includes 3D NoC, Optical NoC and Wireless NoC. We also discussed several other alternatives for the NoC design such as graphene based NoC.

REFERENCES

1. D. Bertozzi, G. Dimitrakopoulos, J. Flich, and S. Sonntag, "The fast evolving landscape of on-chip communication," *Design Automation for Embedded Systems*, pp. 1-18, 2014.
2. S. Abadal, A. Cabellos-Aparicio, J. A. Lazaro, M. Nemirovsky, E. Alarcon, and J. Sole-Pareta, "Area and laser power scalability analysis in photonic networks-on-chip," in *17th International Conference on Optical Network Design and Modeling (ONDM)*, 2013, pp. 131-136.
3. S. Abadal, M. Iannazzo, M. Nemirovsky, A. Cabellos-Aparicio, H. Lee, and E. Alarcon, "On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration," *IEEE/ACM Transactions on Networking*, pp. 1-14, 2014.

4. L. Jiang and Q. Xu, "Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges," in *9th International Symposium on Networks-on-Chip*, Vancouver, BC, Canada, 2015, pp. 1-8.
5. S. Wang and T. Jin, "Wireless network-on-chip: a survey," *The Journal of Engineering*, 2014.
6. Arteris FlexNoC Resilience Package, "www.arteris.com/flexnoc-resilience-package-functional-safety,"
7. SONICS Nock-Lock Security, "www.sonicsinc.com/wp-content/uploads/NoC-Lock.pdf."
8. NetSpeed systems. www.netspeedsystems.com. Intel. www.intel.com.
9. MPPA2-256 Kalray's 2nd Generation 288-Core Processor, "www.kalrayinc.com/kalray/products/#processors." IBM. www.ibm.com. Tiler. www.tiler.com/products/processors.
10. C. L. Seitz, "Let's route packets instead of wires," in *6th MIT conference on Advanced research in VLSI*, , 1990.
11. W. J. Dally and B. P. Towles, *Principles and Practices of Interconnection Networks*: Morgan Kaufmann, , 2003.
12. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in *38th Design Automation Conference (DAC)*, , 2001, pp. 684-689.
13. J. Duato, S. Yalamanchili, and L. Ni, *Interconnection Networks: An Engineering Approach*: Morgan Kaufmann, , 2003.
14. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," *Computer*, pp. 70 - 78, 2002.
15. A. Jantsch and H. Tenhunen, *Networks On Chip*: Springer, , 2003.
16. U. Y. Ogras, J. Hu, and R. Marculescu, "Key Research Problems in NoC Design: A Holistic Perspective," in *IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis*, , 2005, pp. 69 - 74.
17. U. Y. Ogras and R. Marculescu, "Communication-based design for nanoscale SoCs," in *The VLSI Handbook, Second Edition*, W.-K. Chen, Ed., ed: CRC Press, , 2006.
18. W.-K. Chen, *The VLSI Handbook, Second Edition*: CRC Press, (Editor) 2006.
19. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures," *IEEE Transactions on Computers*, vol. 54, pp. 1025-1040, 2005.
20. G. De Micheli and L. Benini, *Networks on Chips: Technology and Tools*: Morgan Kaufmann, , 2006.
21. T. Bjerregaard and S. Mahadevan, "A Survey of Research and Practices of Network-on-Chip," *ACM Computing Surveys*, vol. 38, pp. 1-51, 2006.
22. T. Kogel, R. Leupers, and H. Meyr, *Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms*: Springer Netherlands, , 2006.
23. J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and P. Li-Shiuan, "Research Challenges for On-Chip Interconnection Networks," *IEEE Micro*, vol. 27, pp. 96-108, 2007.
24. H.-J. Yoo, K. Lee, and J. K. Kim, *Low-Power NoC for High-Performance SoC Design*: CRC Press, , 2008.
25. E. Salminen, A. Kulmala, and T. D. Hämäläinen, "On network-on-chip comparison," in *10th Euromicro Conference on Digital System Design Architectures, Methods and Tools*, , 2007, pp. 503-510.
26. E. Salminen, A. Kulmala, and T. D. Hämäläinen, "Survey of Network-on-chip Proposals, White paper from the former Open Core Protocol International Partnership Association (OCP-IP)," OCP-IP White paper, 2008.
27. S. Pasricha and N. dutt, *On-chip Communication Architectures: System on Chip Interconnect*: Morgan Kaufmann, , 2008.
28. D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini, and G. D. Micheli, "Network-on-Chip design and synthesis outlook," *Integration, the VLSI Journal*, pp. 340-359, 2008.
29. N. E. Jerger and L.-S. Peh, *On-Chip Networks* vol. 4: Morgan & Claypool, , 2009.
30. R. Dafali, J. P. Diguët, and M. Sevaux, "Key Research Issues for Reconfigurable Network-on-Chip," in *International Conference on Reconfigurable Computing and FPGAs (ReConFig)*, , 2008, pp. 181-186.
31. N. Chrysostomos, N. Vijaykrishnan, and C. R. Das, *Network-on-Chip Architectures*, Springer ed.: Springer, , 2009.
32. D. Zydek, N. Shlayan, E. Regentova, and H. Selvaraj, "Review of Packet Switching Technologies for Future NoC," in *19th International Conference on Systems Engineering*, , 2008, pp. 306-311.
33. F. Gebali, H. Elmiligi, and M. W. El-Kharashi, *Networks-on-Chips: Theory and Practice*: CRC Press, , 2009.
34. B. S. Feero and P. P. Pande, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation," *IEEE Transactions on Computers*, vol. 58, pp. 32-45, 2009.
35. S. Murali, *Designing Reliable and Efficient Networks on Chips*: Springer, , 2010.
36. R. Marculescu and P. Bogdan, "The Chip Is the Network: Toward a Science of Network-on-Chip Design," *Foundations and Trends® in Electronic Design Automation*, vol. 2, pp. 371-461, 2009.
37. R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerge, and Y. Hoskote, "Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, pp. 3 - 21, 2009.

38. J. Flich and D. Bertozzi, *Designing Network On-Chip Architectures in the Nanoscale Era*: CRC Press, , 2011.
39. G. De Micheli, Seiculescu, S. Murali, L. Benini, F. Angiolini, and A. Pullini, "Networks on Chips: from Research to Products," in *47th ACM/EDAC/IEEE Design Automation Conference (DAC)*, , 2010, pp. 300-305.
40. C. Silvano, M. Lajolo, and G. Palermo, *Low Power Networks-on-Chip*: Springer US, , 2011.
41. S. Deb, K. Chang, A. Ganguly, and P. P. Pande, "Comparative performance evaluation of wireless and optical NoC architectures," in *IEEE International SOC Conference (SOCC)*, , 2010, pp. 487-492.
42. S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, "Wireless noc as interconnection backbone for multicore chips: Promises and challenges," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 2, pp. 228–239, 2012.
43. P. Cong-Vinh, *Autonomic Networking-On-Chip: Bio-Inspired Specification, Development, and Verification*: CRC Press, , 2012.
44. A.-M. Rahmani, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen, "Research and practices on 3D networks-on-chip architectures," in *NORCHIP*, , 2010.
45. É. Cota, A. de Moraes Amory, and M. Soares Lubaszewski, *Reliability, Availability and Serviceability of Networks-on-Chip*: Springer, , 2012.
46. J. Chen, L. Cheng, and P. Gillard, "Network-on-Chip (NoC) Topologies and Performance : A Review," in *NECEC*, , 2011.
47. B. Fu and P. Ampadu, *Error Control for Network-on-Chip Links*: Springer, , 2012.
48. H. Gu, "A Review of Research on Network-on-Chip Simulator," in *Communication Systems and Information Technology*, M. Ma, Ed., ed: Springer, , 2011.
49. U. Y. Ogras and R. Marculescu, *Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures*: Springer, 2013.
50. E. Fernandez-Alonso, D. Castells-Rufas, J. Joven, and J. Carrabina, "Survey of NoC and Programming Models Proposals for MPSoC," *International Journal of Computer Science Issues*, vol. 9, 2012.
51. M. Palesi and M. Daneshtalab, *Routing Algorithms in Networks-on-Chip*: Springer, , 2014.
52. J. Kim, C. Kiyong, and G. Loh, "Exploiting New Interconnect Technologies in On-Chip Communication," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 2, pp. 124-136, 2012.
53. K. Bergman, L. Carloni, A. Biberman, J. Chan, and G. Hendry, *Photonic Network-on-Chip Design* vol. 68: Springer-Verlag New York, 2014.
54. J. Postman and P. Chiang, "A Survey Addressing On-Chip Interconnect: Energy and Reliability Considerations," *ISRN Electronics*, pp. 1-9, 2012.
55. K. Tatas, K. Siozios, D. Soudris, and A. Jantsch, *Designing 2D and 3D Network-on-Chip Architectures*: Springer, , 2014.
56. A. Ben Achballah and S. Ben Saoud, "A Survey of Network-On-Chip Tools," *International Journal of Advanced Computer Science and Applications (IJACSA)*, vol. 4, pp. 61-67, 2013.
57. M. Buckler, W. Burleson, and G. Sadowski, "Low-power Networks-on-Chip: Progress and remaining challenges," in *IEEE International Symposium on Low Power Electronics and Design (ISLPED)*, , 2013, pp. 132-134.
58. N. Choudhary and C. M. Samota, "A Survey of Logic Based Distributed Routing for On-Chip Interconnection Networks," *International Journal of Soft Computing and Engineering (IJSCE)*, vol. 3, 2013.
59. M. Radetzki, C. Feng, X. Zhao, and A. Jantsch, "Methods for fault tolerance in networks-on-chip," *ACM Computing Surveys*, vol. 46, pp. 1-38, 2013.
60. A. Abbas, M. Ali, A. Fayyaz, A. Ghosh, A. Kalra, S. U. Khan, et al., "A survey on energy-efficient methodologies and architectures of network-on-chip," *Computers & Electrical Engineering*, vol. 40, pp. 333-347, 2014.
61. H. Matsutani, "Research Challenges on 2-D and 3-D Network-on-Chips," in *First International Symposium on Computing and Networking (CANDAR)*, , 2013, pp. 24-25.
62. R. Marculescu, "Foundations of On-chip Communication: Performance and Power Management in 2D and 3D Multicore Platforms," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, , 2014.
63. C. Seiculescu, S. Murali, L. Benini, and G. Micheli, "Design and Analysis of NoCs for Low-Power 2D and 3D SoCs," in *Low Power Networks-on-Chip*, C. Silvano, M. Lajolo, and G. Palermo, Eds., ed: Springer US, 2011, pp. 199-222.
64. A. Ben Ahmed and A. Ben Abdallah, "Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures," *Journal of Parallel and Distributed Computing*, vol. 74, pp. 2229-2240, 2014.
65. A. Ben Ahmed and A. Ben Abdallah, "Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)," *The Journal of Supercomputing*, vol. 66, pp. 1507-1532, 2013/12/01 2013.
66. F. Dubois, A. Sheibanyrad, Pe, x, F. trot, and M. Bahmani, "Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially



- Connected 3D-NoCs," *IEEE Transactions on Computers*, vol. 62, pp. 609-615, 2013.
67. K. Somasundaram, J. Plosila, and N. Viswanathan, "Deadlock free routing algorithm for minimizing congestion in a Hamiltonian connected recursive 3D-NoCs," *Microelectronics Journal*, vol. 45, pp. 989-1000, 2014.
 68. J. Lee and K. Choi, "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections," in *7th IEEE/ACM International Symposium on Networks-on-Chip*, 2013, pp. 1-2.
 69. J. Lee, K. Kang, and K. Choi, "REDELf: An Energy-Efficient Deadlock-Free Routing for 3D NoCs with Partial Vertical Connections," *Journal on Emerging Technologies in Computing Systems*, vol. 12, pp. 1-22, 2015.
 70. M. Ebrahimi, M. Daneshtalab, and J. Plosila, "Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2013, pp. 1601-1604.
 71. H. Naghibi Jouybari and K. Mohammadi, "A low overhead, fault tolerant and congestion aware routing algorithm for 3D mesh-based Network-on-Chips," *Microprocessors and Microsystems*, vol. 38, pp. 991-999, 2014.
 72. H. Naghibi Jouybari and K. Mohammadi, "FT-Z-OE: A Fault Tolerant and Low Overhead Routing Algorithm on TSV-based 3D Network on Chip Links," *International Journal of Computer Applications* vol. 115, pp. 23-29, 2015.
 73. C. Marcon, T. Webber, R. Fernandes, R. Cataldo, F. Grandi, L. Poehls, *et al.*, "Tiny – optimised 3D mesh NoC for area and latency minimisation," *Electronics Letters*, vol. 50, pp. 165-166, 2014.
 74. H. Matsutani, "3D Wireless NoC Architectures (Special Session Presentation)," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, available in: mpsoc.unife.it/~nocsymposium/images/slides/hiroki.pdf, 2014.
 75. Y. Take, H. Matsutani, D. Sasaki, M. Koibuchi, T. Kuroda, and H. Amano, "3D NoC with Inductive-Coupling Links for Building-Block SiPs," *IEEE Transactions on Computers*, vol. 63, pp. 748-763, 2012.
 76. N. Miura, Y. Koizumi, Y. Take, H. Matsutani, T. Kuroda, H. Amano, *et al.*, "A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface," *IEEE Micro*, vol. 33, pp. 6-15, 2013.
 77. H. Matsutani, P. Bogdan, R. Marculescu, Y. Take, D. Sasaki, Z. Hao, *et al.*, "A case for wireless 3D NoCs for CMPs," in *18th Asia and South Pacific Design Automation Conference (ASP-DAC)*, 2013, pp. 23-28.
 78. H. Zhang, H. Matsutani, M. Koibuchi, and H. Amano, "Dynamic Power Consumption Optimization for Inductive-Coupling based Wireless 3D NoCs," *IPSS Transactions on System LSI Design Methodology*, vol. 7, pp. 27-36, 2014.
 79. H. Matsutani, M. Koibuchi, I. Fujiwara, T. Kagami, Y. Take, T. Kuroda, *et al.*, "Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2014.
 80. H. Elmiligi, F. Gebali, and M. W. El-Kharashi, "Power-aware Mapping for 3D-NoC Designs Using Genetic Algorithms," *Procedia Computer Science*, vol. 34, pp. 538-543, // 2014.
 81. M. Daneshtalab, M. Ebrahimi, S. Dytckov, and J. Plosila, "In-order delivery approach for 2D and 3D NoCs," *The Journal of Supercomputing*, pp. 1-23, 2014/12/04 2014.
 82. M. Khayambashi, P. M. Yaghini, A. Eghbal, and N. Bagherzadeh, "Analytical Reliability Analysis of 3D NoC under TSV Failure," *Journal on Emerging Technologies in Computing Systems*, vol. 11, pp. 1-16, 2015.
 83. X. Jiang, L. Zeng, and T. Watanabe, "A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency," *IPSS Transactions on System LSI Design Methodology*, vol. 7, pp. 101-109, 2014.
 84. H. Ying, T. Hollstein, and K. Hofmann, "Fast and optimized task allocation method for low vertical link density 3-Dimensional Networks-on-Chip based many core systems," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2013, pp. 1777-1782.
 85. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, J. Flich, and H. Tenhunen, "Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing," *IEEE Transactions on Computers*, vol. 63, pp. 718-733, 2014.
 86. N. K. Meena, H. K. Kapoor, and S. Chakraborty, "A New Recursive Partitioning Multicast Routing Algorithm for 3D Network-on-Chip," in *18th International Symposium on VLSI Design and Test*, 2014, pp. 1-6.
 87. N. Dahir, R. e. Al-Dujaily, T. Mak, and A. Yakovlev, "Thermal Optimization in Network-on-Chip-Based 3D Chip Multiprocessors Using Dynamic Programming Networks," *ACM Transactions on Embedded Computing Systems*, vol. 13, pp. 1-25, 2014.
 88. J. W. Goodman, F. J. Leonberger, K. Sun-Yuan, and R. A. Athale, "Optical interconnections for VLSI systems," *Proceedings of the IEEE*, vol. 72, pp. 850-866, 1984.
 89. M. R. Feldman, S. C. Esener, C. C. Guest, and S. H. Lee, "Comparison between optical and electrical interconnects based on power and speed considerations," *Applied Optics*, vol. 27, pp. 1742-1751, 1988/05/01 1988.

90. A. W. Fang, H. Park, O. Cohen, R. Jones, M. J. Paniccia, and J. E. Bowers, "Electrically pumped hybrid AlGaInAs-silicon evanescent laser," *Optics Express*, vol. 14, pp. 9203-9210, 2006.
91. J. Tatum, "VCSELs for 10 GB/s optical interconnects," in *IEEE Emerging Technologies Symposium on BroadBand Communications for the Internet Era Symposium digest*, 2001, pp. 58-61.
92. V. R. Almeida, C. A. Barrios, P. R. Panepucci, M. Lipson, M. A. Foster, D. G. Ouzounov, et al., "All-optical switching on a silicon chip," *Opt. Lett.*, vol. 29, pp. 2867-2869, 2004.
93. N. Ophir, K. Padmaraju, A. Biberman, C. Long, K. Preston, M. Lipson, et al., "First demonstration of error-free operation of a full silicon on-chip photonic link," in *National Fiber Optic Engineers Conference Optical Fiber Communication Conference and Exposition (OFC/NFOEC), 2011 and the 2011*, pp. 1-3.
94. T. K. Woodward and A. V. Krishnamoorthy, "1-Gb/s integrated optical detectors and receivers in commercial CMOS technologies," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 5, pp. 146-156, 1999.
95. F. Xia, L. Sekaric, and Y. Vlasov, "Ultracompact optical buffers on a silicon chip," *Nature Photonics*, vol. 1, pp. 65-71, 01/print 2007.
96. Q. Xu and M. Lipson, "All-optical logic based on silicon micro-ring resonators," *Optics Express*, vol. 15, pp. 924-929, 2007/02/05 2007.
97. S. Anthony, "IBM creates first cheap, commercially viable, electronic-photonic integrated chip, available in: www.extreme-tech.com/com-puting/142881-ibm-creates-first-cheap-commercially-viable-silicon-nanophotonic-chip," 2012.
98. M. Haurylau, C. Guoqing, C. Hui, Z. Jidong, N. A. Nelson, D. H. Albonesi, et al., "On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 12, pp. 1699-1705, 2006.
99. G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H. Albonesi, P. M. Fauchet, et al., "Predictions of CMOS compatible on-chip optical interconnect," *Integration, the VLSI Journal*, vol. 40, pp. 434-446, 2007.
100. M. Petraccia, B. G. Lee, K. Bergman, and L. P. Carloni, "Design Exploration of Optical Interconnection Networks for Chip Multiprocessors," in *IEEE 16th Annual Symposium on High Performance Interconnects (HOTI)*, 2008, pp. 31-40.
101. N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, et al., "Leveraging Optical Technology in Future Bus-based Chip Multiprocessors," in *39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2006, pp. 492-503.
102. J. Psota, J. Eastep, J. Miller, T. Konstantakopoulos, M. Watts, M. Beals, et al., "ATAC: All-to-All Computing Using On-Chip Optical Interconnects," in *Boston Area Architecture (BARC)*, 2007.
103. G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, et al., "ATAC: a 1000-core cache-coherent processor with on-chip optical network," in *Proceedings of the 19th international conference on Parallel architectures and compilation techniques (PACT)*, 2010, pp. 477-488.
104. J. Psota, J. Miller, G. Kurian, H. Hoffmann, N. Beckmann, J. Eastep, et al., "ATAC: Improving Performance and Programmability with On-Chip Optical Networks," *Proceedings of International Symposium on Circuits and Systems (ISCS)*, 2010.
105. A. Shacham and K. Bergman, "Building Ultralow-Latency Interconnection Networks Using Photonic Integration," *IEEE Micro*, vol. 27, pp. 6-20, 2007.
106. A. Shacham and K. Bergman, "An Experimental Validation of a Wavelength-Striped, Packet Switched, Optical Interconnection Network," *Journal of Lightwave Technology*, vol. 27, pp. 841-850, 2009.
107. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, et al., "Corona: System Implications of Emerging Nanophotonic Technology," in *35th International Symposium on Computer Architecture*, 2008, pp. 153-164.
108. D. Vantrease, N. Binkert, R. Schreiber, and M. H. Lipasti, "Light speed arbitration and flow control for nanophotonic interconnects," in *42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2009, pp. 304-315.
109. G. Hendry, J. Chan, S. Kamil, L. Oliker, J. Shalf, L. P. Carloni, et al., "Silicon Nanophotonic Network-on-Chip Using TDM Arbitration," in *IEEE 18th Annual Symposium on High Performance Interconnects (HOTI)*, 2010, pp. 88-95.
110. G. Hendry, S. Kamil, A. Biberman, J. Chan, B. G. Lee, M. Mohiyuddin, et al., "Analysis of photonic networks for a chip multiprocessor using scientific applications," in *3rd ACM/IEEE International Symposium on Networks-on-Chip*, 2009, pp. 104-113.
111. A. Biberman, H. L. Lira, K. Padmaraju, N. Ophir, M. Lipson, and K. Bergman, "Broadband CMOS-Compatible Silicon Photonic Electro-Optic Switch for Photonic Networks-on-Chip," in *Conference on Lasers and Electro-Optics*, San Jose, California, 2010, p. CPDA11.
112. A. Biberman, G. Hendry, J. Chan, H. Wang, K. Bergman, K. Preston, et al., "CMOS-compatible scalable photonic switch architecture using 3D-integrated deposited silicon materials for high-performance data center networks," in *Conference*

- on Optical Fiber Communication, collocated National Fiber Optic Engineers Conference (OFC/NFOEC), 2011, pp. 1-3.
113. A. V. Krishnamoorthy, R. Ho, X. Zheng, G. Li, J. E. Cunningham, D. Feng, *et al.*, "Low-power photonic links: Breaking the picojoule-per-bit barrier," in *23rd Annual Meeting of the IEEE Photonics Society*, 2010, pp. 228-229.
 114. C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. Holzwarth, *et al.*, "Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics," in *IEEE 16th Annual Symposium on High Performance Interconnects (HOTI)*, 2008, pp. 21-30.
 115. C. Batten, A. Joshi, J. Orcutt, C. Holzwarth, M. Popovic, J. Hoyt, *et al.*, "Building Manycore Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics," *IEEE Micro*, pp. 8-21, 2009.
 116. V. Stojanovic, A. Joshi, C. Batten, K. Yong-Jin, S. Beamer, C. Sun, *et al.*, "CMOS photonic processor-memory networks," in *IEEE Photonics Society Winter Topicals Meeting Series (WTM)*, 2010, pp. 118-119.
 117. A. Joshi, C. Batten, K. Yong-Jin, S. Beamer, and I. Shamim, "Limits and Opportunities for Designing Manycore Processor-to-Memory Networks using Monolithic Silicon Photonics," in *Workshop on Photonic Interconnects and Computer Architecture (PICA) held in conjunction with MICRO-42*, 2009.
 118. S. Beamer, C. Sun, Y.-J. Kwon, A. Joshi, C. Batten, V. Stojanovic, *et al.*, "Re-architecting DRAM memory systems with monolithically integrated silicon photonics," in *Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA)*, 2010, pp. 129-140.
 119. C. Batten, A. Joshi, V. Stojanovic, and K. Asanovic, "Designing Chip-Level Nanophotonic Interconnection Networks," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 2, pp. 137-153, 2012.
 120. V. Stojanovic, A. Joshi, C. Batten, Y. J. Kwon, S. Beamer, S. Chen, *et al.*, "Design-space exploration for CMOS photonic processor networks," in *Conference on Optical Fiber Communication, collocated National Fiber Optic Engineers Conference (OFC/NFOEC)*, 2010, pp. 1-3.
 121. A. Joshi, C. Batten, K. Yong-Jin, S. Beamer, I. Shamim, K. Asanovic, *et al.*, "Silicon-photonic cros networks for global on-chip communication," in *3rd ACM/IEEE International Symposium on Networks-on-Chip*, 2009, pp. 124-133.
 122. K. Yu-Hsiang and H. J. Chao, "BLOCON: A Bufferless Photonic Clos network-on-chip architecture," in *5th IEEE/ACM International Symposium on Networks-on-Chip*, 2011, pp. 81-88.
 123. S. Koohi and S. Hessabi, "Contention-free on-chip routing of optical packets," in *3rd ACM/IEEE International Symposium on Networks-on-Chip*, 2009, pp. 134-143.
 124. S. Koohi and S. Hessabi, "Scalable architecture for a contention-free optical network on-chip," *Journal of Parallel and Distributed Computing*, vol. 72, pp. 1493-1506, 2012.
 125. Y. Pan, P. Kumar, J. Kim, o. Memik, Y. Zhang, and A. Choudharym, "Firefly: Illuminating Future Network-on-Chip with Nanophotonics," in *Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA)*, 2009, pp. 429-440.
 126. Y. Pan, J. Kim, and G. Memik, "FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar," in *IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)*, 2010, pp. 1-12.
 127. R. Morris and A. K. Kodi, "Exploring the Design of 64- and 256-Core Power Efficient Nanophotonic Interconnect," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 16, pp. 1386-1393, 2010.
 128. J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, *et al.*, "An intra-chip free-space optical interconnect," in *Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA)*, 2010, pp. 94-105.
 129. B. Ciftcioglu, R. Berman, Z. Jian, Z. Darling, W. Shang, H. Jianyun, *et al.*, "A 3-D Integrated Intrachip Free-Space Optical Interconnect for Many-Core Chips," *IEEE Photonics Technology Letters*, vol. 23, pp. 164-166, 2011.
 130. S. Bartolini, L. Lusnig, and E. Martinelli, "Olympic: A Hierarchical All-Optical Photonic Network for Low-Power Chip Multiprocessors," in *16th Euromicro Conference on Digital System Design (DSD)*, 2013, pp. 56-59.
 131. C. Li, M. Browning, P. V. Gratz, and S. Palermo, "LumiNOC: A Power-Efficient, High-Performance, Photonic Network-on-Chip," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 33, pp. 826-838, 2014.
 132. E. Kakoulli, V. Soteriou, C. Koutsides, and K. Kalli, "Towards High-Performance and Power-Efficient Optical NoCs Using Silicon-in-Silica Photonic Components," in *9th International Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip (INA-OCMC)*, 2015, pp. 1-4.
 133. D. Whelihan, J. J. Hughes, S. M. Sawyer, E. Robinson, M. Wolf, S. Mohindra, *et al.*, "P-sync: A Photonically Enabled Architecture for Efficient Non-local Data Access," in *IEEE 27th International Parallel and Distributed Processing Symposium*, 2013, pp. 189-200.
 134. A. Zulfiqar, P. Koka, H. Schwetman, M. Lipasti, X. Zheng, and A. Krishnamoorthy, "Wavelength stealing: an opportunistic approach to channel

- sharing in multi-chip photonic interconnects," in *46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, , 2013, pp. 222-233.
135. L. Zhou and A. Kodi, "PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs," in *7th IEEE/ACM International Symposium on Networks-on-Chip*, 2013, pp. 1-8.
 136. C. Chao and A. Joshi, "Runtime Management of Laser Power in Silicon-Photonic Multibus NoC Architecture," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 19, 2013.
 137. C. Chen, T. Zhang, P. Contu, J. Klamkin, A. Coskun, and A. Joshi, "Sharing and Placement of On-chip Laser Sources in Silicon-Photonic NoCs," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, , 2014, pp. 88-95.
 138. M. J. R. Heck and J. E. Bowers, "Energy Efficient and Energy Proportional Optical Interconnects for Multi-Core Processors: Driving the Need for On-Chip Sources," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 20, pp. 332-343, 2014.
 139. P. Pintus, P. Contu, P. G. Raponi, I. Cerutti, and N. Andriolli, "Silicon-based all-optical multi microring network-on-chip," *Optics Letters*, vol. 39, pp. 797-800, 2014/02/15 2014.
 140. F. Gambini, P. Pintus, S. Faralli, N. Andriolli, and I. Cerutti, "Demonstration of a Photonic Integrated Network-on-chip with Multi Microrings," in *Optical Fiber Communication Conference*, Los Angeles, California, 2015, p. W3D.6.
 141. M. Ortín-Obón, L. Ramini, V. Viñals, and D. Bertozzi, "Capturing the sensitivity of optical network quality metrics to its network interface parameters," *Concurrency and Computation: Practice and Experience*, vol. 26, pp. 2504-2517, 2014.
 142. S. Koohi and S. Hessabi, "All-Optical Wavelength-Routed Architecture for a Power-Efficient Network on Chip," *IEEE Transactions on Computers*, vol. 63, pp. 777-792, 2012.
 143. S. Koohi, Y. Yin, S. Hessabi, and S. J. B. Yoo, "Towards a scalable, low-power all-optical architecture for networks-on-chip," *ACM Transactions on Embedded Computing Systems*, vol. 13, pp. 1-30, 2014.
 144. P. K. Hamedani, N. Enright Jerger, and S. Hessabi, "QuT: A Low-Power Optical Network-on-Chip," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014, pp. 80-87.
 145. S. Werner, J. Navaridas, and M. Lujan, "Amon: An Advanced Mesh-like Optical NoC," in *IEEE 23rd Annual Symposium on High-Performance Interconnects (HOTI)*, 2015, pp. 52-59.
 146. X. Wu, J. Xu, Y. Ye, Z. Wang, M. Nikdast, and X. Wang, "SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 10, pp. 1-25, 2014.
 147. W. Xiaolu, G. Huaxi, Y. Yintang, W. Kun, and H. Qinfen, "RPNOC: A Ring-Based Packet-Switched Optical Network-on-Chip," *IEEE Photonics Technology Letters*, vol. 27, pp. 423-426, 2015.
 148. M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi, "Phastlane: a rapid transit optical routing network," in *Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA)*, 2009, pp. 441-450.
 149. Y. Ye, J. Xu, X. Wu, W. Zhang, W. Liu, and M. Nikdast, "A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 8, pp. 1-26, 2012.
 150. A. Shacham, K. Bergman, and L. P. Carloni, "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors," *IEEE Transactions on Computers*, vol. 57, pp. 1246-1260, 2008.
 151. S. Bahirat and S. Pasricha, "METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures," *ACM Transactions on Embedded Computing Systems*, vol. 13, pp. 1-33, 2014.
 152. P. Grani and S. Bartolini, "Design Options for Optical Ring Interconnect in Future Client Devices," *ACM Journal on Emerging Technologies in Computing Systems* vol. 10, pp. 1-25, 2014.
 153. W. Fu, T. Chen, and L. Liu, "Energy-efficient Hybrid Optical-Electronic Network-on-Chip for Future Many-core Processors," *Elektronika ir Elektrotechnika*, vol. 20, pp. 83-86, 2014.
 154. X. Tan, M. Yang, L. Zhang, X. Wang, and Y. Jiang, "A Hybrid Optoelectronic Networks-on-Chip Architecture," *Journal of Lightwave Technology*, vol. 32, pp. 991-998, 2014.
 155. T. Xianfang, Y. Mei, Z. Lei, J. Yingtao, and Y. Jianyi, "A Generic Optical Router Design for Photonic Network-on-Chips," *Journal of Lightwave Technology*, vol. 30, pp. 368-376, 2012.
 156. W. Büter, C. Osewold, D. Gregorek, and A. García-Ortiz, "DCM: An IP for the Autonomous Control of Optical and Electrical Reconfigurable NoCs," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2014.
 157. M. Balboni, M. Ortín-Obón, A. Capotondi, A. Ghiribaldi, H. Tatenguem Fankem, L. Ramini, et al., "Augmenting Manycore Programmable Accelerators with Photonic Interconnect Technology for the High-End Embedded Computing Domain," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014, pp. 72-79.
 158. Y. Ye, L. Duan, J. Xu, J. Ouyang, M. K. Hung, and Y. Xie, "3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)," in *IEEE International Conference on 3D System Integration*, 2009, pp. 1-6.

159. S. Le Beux, J. Trajkovic, I. O'Connor, and G. Niculescu, "Layout guidelines for 3D architectures including Optical Ring Network-on-Chip (ORNoC)," in *IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)*, 2011, pp. 242-247.
160. C. Qing, H. Weigang, Y. Cunjian, H. Pengchao, Z. Lincong, and G. Lei, "Design and OPNET implementation of routing algorithm in 3D optical network on chip," in *IEEE/CIC International Conference on Communications in China (ICCC)*, , 2014, pp. 112-115.
161. J. Chan, G. Hendry, A. Biberman, and K. Bergman, "Tools and methodologies for designing energy-efficient photonic networks-on-chip for highperformance chip multiprocessors," in *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2010, pp. 3605-3608.
162. J. Chan, G. Hendry, A. Biberman, and K. Bergman, "Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis," *Journal of Lightwave Technology*, vol. 28, pp. 1305-1315, 2010.
163. J. Chan, G. Hendry, A. Biberman, K. Bergman, and L. P. Carloni, "PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2010, pp. 691-696.
164. J. Chan, G. Hendry, K. Bergman, and L. P. Carloni, "Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, pp. 1507-1520, 2011.
165. M. Asghari and A. V. Krishnamoorthy, "Silicon photonics: Energy-efficient communication," *Nature Photonics*, vol. 5, pp. 268-270, 05/print 2011.
166. P. Koka, M. O. McCracken, H. Schwetman, X. Zheng, R. Ho, and A. V. Krishnamoorthy, "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems," in *Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA)*, 2010, pp. 117-128.
167. A. V. Krishnamoorthy, R. Ho, Z. Xueze, H. Schwetman, J. Lexau, P. Koka, *et al.*, "Computer Systems Based on Silicon Photonic Interconnects," *Proceedings of the IEEE*, vol. 97, pp. 1337-1361, 2009.
168. S. Faralli, F. Gambini, P. Pintus, I. Cerutti, and N. Andriolli, "Ring versus bus: A BER comparison of photonic integrated networks-on-chip," in *2015 IEEE Optical Interconnects Conference (OI)*, 2015, pp. 22-23.
169. T. Zhang, J. L. Abellan, A. Joshi, and A. K. Coskun, "Thermal Management of Manycore Systems with Silicon-Photonic Networks," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, , 2014.
170. G. Hendry, J. Chan, L. P. Carloni, and K. Bergman, "VANDAL: A tool for the design specification of nanophotonic networks," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2011, pp. 1-6.
171. C. Sun, C.-H. Owen Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, *et al.*, "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling," in *6th IEEE/ACM International Symposium on Networks-on-Chip*, 2012, pp. 201-210.
172. A. Boos, L. Ramini, U. Schlichtmann, and D. Bertozzi, "PROTON: An automatic place-and-route tool for optical Networks-on-Chip," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2013, pp. 138-145.
173. M. Nikdast, L. H. K. Duong, J. Xu, S. Le Beux, X. Wu, Z. Wang, *et al.*, "CLAP: a Crosstalk and Loss Analysis Platform for Optical Interconnects," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014, pp. 172-173.
174. Y. Ye, Z. Wang, P. Yang, J. Xu, X. Wu, X. Wang, *et al.*, "System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 33, pp. 1718-1731, 2014.
175. A. Von Beuningen, L. Ramini, D. Bertozzi, and U. Schlichtmann, "PROTON+: A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer," *Journal on Emerging Technologies in Computing Systems*, vol. 12, pp. 1-28, 2015.
176. M. Mohamed, L. Zheng, C. Xi, S. Li, and A. R. Mickelson, "Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, pp. 1763-1776, 2014.
177. L. Qian, Y. Zheng, J. Xue, and P. H. Holloway, "Stable and efficient quantum-dot light-emitting diodes based on solution-processed multilayer structures," *Nature Photonics*, vol. 5, pp. 543-548, 2011.
178. L. Ramini, M. Tala, and D. Bertozzi, "Exploring Communication Protocols for Optical Networks-on-Chip based on Ring Topologies," in *Asia Communications and Photonics Conference*, 2014.
179. L. Ramini, H. Tatenguem Fankem, A. Ghiribaldi, Paolo Grani, M. Ortín-Obón, A. Boos, *et al.*, "Towards Compelling Cases for the Viability of Silicon-Nanophotonic Technology in Future Manycore Systems," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014, pp. 170-171.
180. L. Ramini, P. Grani, T. H. Fankem, A. Ghiribaldi, S. Bartolini, and D. Bertozzi, "Assessing the Energy

- Break-Even Point between an Optical NoC Architecture and an Aggressive Electronic Baseline," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2014.
181. Z. Qiang, C. Kaiyu, H. Zhilei, F. Xue, Z. Dengke, L. Fang, *et al.*, "Compact Thermo-Optic Switch Based on Tapered W1 Photonic Crystal Waveguide," *IEEE Photonics Journal*, vol. 5, pp. 2200606-2200606, 2013.
 182. B. Wang, L. Zhang, W. Zhang, C. Wang, K. E. Lee, J. Michel, *et al.*, "On-chip Optical Interconnects using InGaN Light-Emitting Diodes Integrated with Si-CMOS," in *Asia Communications and Photonics Conference*, Shanghai, 2014.
 183. L. Yang, Y. Xia, F. Zhang, Q. Chen, J. Ding, P. Zhou, *et al.*, "Reconfigurable nonblocking 4-port silicon thermo-optic optical router based on Mach-Zehnder optical switches," *Optics Letters*, vol. 40, pp. 1402-1405, 2015/04/01 2015.
 184. Y. Thonnart and M. Zid, "Technology Assessment of Silicon Interposers for Manycore SoCs: Active, Passive, or Optical?," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014, pp. 168-169.
 185. The Hong Kong University of Science and Technology. *Inter/Intra-Chip Optical Network Bibliography*, available in: www.ece.ust.hk/~eexu/index_files/bibliography.htm.
 186. S. Deb and H. Mondal, "Wireless network-on-chip: a new era in multi-core chip design," in *25th IEEE International Symposium on Rapid System Prototyping (RSP)*, 2014, pp. 59-64.
 187. Y. Ding, C. Lu, X.-w. He, and H.-z. Tan, "12 GHz wireless clock delivery using on-chip antennas: A case for future intra/inter-chip wireless interconnect," in *IEEE International Conference on Computer Science and Automation Engineering (CSAE)*, 2012, pp. 212-215.
 188. M. N. Karim, S. M. I. Hossain, and P. K. Saha, "A low power, high data rate ir-uwv pulse generator with BPSK modulation in 90nm CMOS technology for on-chip wireless interconnects," in *International Conference on Informatics, Electronics & Vision (ICIEV)*, 2012, pp. 87-90.
 189. Y. Xinmin, S. P. Sah, S. Deb, P. P. Pande, B. Belzer, and H. Deukhyoun, "A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip," in *IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2011, pp. 1-4.
 190. Y. Ho-Hsin and K. L. Melde, "Development of 60-GHz Wireless Interconnects for Interchip Data Transmission," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 3, pp. 1946-1952, 2013.
 191. P. P. Pande and D. Heo, "Planar Wireless NoC Architectures," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014.
 192. S. Deb, A. Ganguly, K. Chang, P. Pande, B. Beizer, and D. Heo, "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects," in *21st IEEE International Conference on Application-specific Systems Architectures and Processors (ASAP)*, 2010, pp. 73-80.
 193. A. Ganguly, K. Chang, S. Deb, P. P. Pande, B. Belzer, and C. Teuscher, "Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems," *IEEE Transactions on Computers*, vol. 60, pp. 1485-1502, 2011.
 194. D. Zhao and Y. Wang, "SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip," *IEEE Transactions on Computers*, vol. 57, pp. 1230-1245, 2008.
 195. D. Zhao, Y. Wang, L. Jian, and T. Kikkawa, "Design of multi-channel wireless NoC to improve on-chip communication capacity!," in *5th IEEE/ACM International Symposium on Networks-on-Chip*, 2011, pp. 177-184.
 196. D. Zhao and W. Ruizhe, "Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip," in *6th IEEE/ACM International Symposium on Networks-on-Chip*, 2012, pp. 27-34.
 197. D. Zhao and Y. Wang, "Design of a scalable RF microarchitecture for heterogeneous MPSoCs," in *IEEE International SOC Conference (SOCC)*, 2012, pp. 346-351.
 198. D. Zhao, Y. Wang, and L. Jian, "DuSCA: A multi-channeling strategy for doubling communication capacity in wireless NoC," in *IEEE 30th International Conference on Computer Design (ICCD)*, 2012, pp. 75-80.
 199. W. Ruizhe and D. Zhao, "Load adaptive multi-channel distribution and arbitration in unequal RF interconnected WiNoC," in *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2014, pp. 1973-1976.
 200. S.-B. Lee, S.-W. Tam, I. Pefkianakis, S. Lu, M. F. Chang, C. Guo, *et al.*, "A scalable micro wireless interconnect structure for CMPs," in *Proceedings of the 15th annual international conference on Mobile computing and networking*, Beijing, China, 2009, pp. 217-228.
 201. C. Hanhua, H. Qiong, and J. Hai, "Incremental design of scalable wireless interconnection structure for CMPs," in *IEEE 22nd International Symposium of Quality of Service (IWQoS)*, 2014, pp. 296-301.
 202. W. Chifeng, H. Wen-Hsiang, and N. Bagherzadeh, "A Wireless Network-on-Chip Design for Multicore Platforms," in *19th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)*, 2011, pp. 409-416.
 203. D. DiTomaso, A. Kodi, S. Kaya, and D. Matolak, "iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs)

- Architecture," in *IEEE 19th Annual Symposium on High Performance Interconnects (HOTI)*, 2011, pp. 11-18.
204. D. DiTomaso, A. Kodi, D. Matolak, S. Kaya, S. Laha, and W. Rayess, "Energy-efficient adaptive wireless NoCs architecture " in *7th IEEE/ACM International Symposium on Networks-on-Chip*, 2013, pp. 1-8.
 205. P. Dai, J. Chen, Y. Zhao, and Y.-H. Lai, "A study of a wire-wireless hybrid NoC architecture with an energy-proportional multicast scheme for energy efficiency," *Computers & Electrical Engineering*, vol. 45, pp. 402-416, 2015
 206. D. Zhao, Y. Wang, H. Wu, and T. Kikkawa, "I(Re)2 - WiNoC: Exploring scalable wireless on-chip micronetworks for heterogeneous embedded many-core SoCs," *Digital Communications and Networks*, vol. 1, pp. 45-56, 2015
 207. K. Chang, S. Deb, A. Ganguly, X. Yu, S. P. Sah, P. P. Pande, *et al.*, "Performance evaluation and design trade-offs for wireless network-on-chip architectures," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 8, pp. 1-25, 2012
 208. S. Deb, K. Chang, X. Yu, S. P. Sah, M. Cosic, A. Ganguly, *et al.*, "Design of an Energy Efficient CMOS Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects," *IEEE Transactions on Computers*, vol. 62, pp. 2382-2396, 2013
 209. Y. Xinmin, S. P. Sah, H. Rashtian, S. Mirabbasi, P. P. Pande, and H. Deukhyoun, "A 1.2-pJ/bit 16-Gb/s 60-GHz OOK Transmitter in 65-nm CMOS for Wireless Network-On-Chip," *IEEE Transactions on Microwave Theory and Techniques*, vol. 62, pp. 2357-2369, 2014.
 210. Y. Xinmin, H. Rashtian, S. Mirabbasi, P. P. Pande, and H. Deukhyoun, "An 18.7-Gb/s 60-GHz OOK Demodulator in 65-nm CMOS for Wireless Network-on-Chip," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 62, pp. 799-806, 2015.
 211. P. Wettin, J. Murray, R. Kim, X. Yu, P. P. Pande, and D. Heo, "Performance Evaluation of Wireless NoCs in Presence of Irregular Network Routing Strategies," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, , 2014.
 212. J. Murray, R. Kim, P. Wettin, P. P. Pande, and B. Shirazi, "Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 11, pp. 1-22, 2014.
 213. C. Wonje, S. Hajiamin, R. G. Kim, A. Rahimi, N. Hezarjaribi, P. P. Pande, *et al.*, "Improving EDP in wireless NoC-enabled multicore chips via DVFS pruning," in *IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2015, pp. 1-4.
 214. A. Ganguly, P. Wettin, K. Chang, and P. Pande, "Complex network inspired fault-tolerant NoC architectures with wireless links," in *5th IEEE/ACM International Symposium on Networks-on-Chip*, 2011, pp. 169-176.
 215. A. Ganguly, P. Pande, B. Belzer, and A. Nojeh, "A Unified Error Control Coding Scheme to Enhance the Reliability of a Hybrid Wireless Network-on-Chip," in *IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)*, 2011, pp. 277-285.
 216. A. Mineo, M. Palesi, and G. Ascia, "An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2014.
 217. M. Palesi, D. Patti, and F. Fazzino, "Noxim User Guide," 2010.
 218. A. Mineo, M. Palesi, G. Ascia, and V. Catania, "Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. PP, 2015.
 219. S. Laha, S. Kaya, D. W. Matolak, W. Rayess, D. DiTomaso, and A. Kodi, "A New Frontier in Ultralow Power Wireless Links: Network-on-Chip and Chip-to-Chip Interconnects," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 34, pp. 186-198, 2015.
 220. S. Abadal, B. Sheinman, O. Katz, O. Markish, D. Elad, Y. Fournier, *et al.*, "Broadcast-Enabled Massive Multicore Architectures: A Wireless RF Approach," *IEEE Micro*, vol. 35, pp. 52-61, 2015.
 221. N. Mansoor, P. J. S. Iruthayaraj, and A. Ganguly, "Design Methodology for a Robust and Energy-Efficient Millimeter-Wave Wireless Network-on-Chip," *IEEE Transactions on Multi-Scale Computing Systems*, vol. 1, pp. 33-45, 2015.
 222. A. Dehghani and K. Jamshidi, "A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms," *The Journal of Supercomputing*, vol. 71, pp. 3116-3148, 2015.
 223. E. Socher and M. C. F. Chang, "Can RF Help CMOS Processors?," *IEEE Communications Magazine*, vol. 45, pp. 104-111, 2007.
 224. S.-W. Tam, E. Socher, M. F. Chang, J. Cong, and G. Reinman, "RF-Interconnect for Future Network-On-Chip," in *Low Power Networks-on-Chip*, C. Silvano, M. Lajolo, and G. Palermo, Eds., ed: Springer US, , 2011, pp. 255-280.
 225. M. F. Chang, V. P. Roychowdhury, Z. Liyang, S. Hyunchol, and Q. Yongxi, "RF/wireless interconnect for inter- and intra-chip communications," *Proceedings of the IEEE*, vol. 89, pp. 456-466, 2001.

226. R. H. Havemann and J. A. Hutchby, "High-performance interconnects: an integration overview," *Proceedings of the IEEE*, vol. 89, pp. 586-601, 2001.
227. H. Shin and M. F. Chang, "1.1 Gbit/s RF-interconnect based on 10 GHz RF-modulation in 0.18 μm CMOS," *Electronics Letters*, vol. 38, pp. 71-72, 2002.
228. H. Shin, Z. Xu, K. Miyashiro, and M. F. Chang, "Estimation of signal-to-noise ratio improvement in RF-interconnect," *Electronics Letters*, vol. 38, pp. 1666-1667, 2002.
229. M. F. Chang, I. Verbaauwhede, C. Chien, Z. Xu, K. Jongsun, K. Jenwei, et al., "Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications," *IEEE Transactions on Electron Devices*, vol. 52, pp. 1271-1285, 2005.
230. M. F. Chang, "CDMA/FDMA-interconnects for future ULSI communications," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2005, pp. 975-978.
231. M. F. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, et al., "CMP network-on-chip overlaid with multi-band RF-interconnect," in *14th International Symposium on High Performance Computer Architecture (HPCA)*, , 2008, pp. 191-202.
232. S.-W. Tam, E. Socher, A. Wong, and M. C. F. Chang, "A simultaneous tri-band on-chip RF-interconnect for future network-on-chip," in *Symposium on VLSI Circuits - Digest of Technical Papers*, 2009, pp. 90-91.
233. [236] Y. Liping and G. W. Hanson, "Wave Propagation Mechanisms for Intra-Chip Communications," *IEEE Transactions on Antennas and Propagation*, vol. 57, pp. 2715-2724, 2009.
234. E. Unlu, M. Hamieh, C. Moy, M. Ariaudo, Y. Louet, F. Drillet, et al., "An OFDMA based RF interconnect for massive multi-core processors," in *8th IEEE/ACM International Symposium on Networks-on-Chip*, 2014, pp. 182-183.
235. F. Drillet, M. Hamieh, L. Zeroul, A. Briere, E. Unlu, M. Ariaudo, et al., "Flexible Radio Interface for NoC RF-Interconnect," in *17th Euromicro Conference on Digital System Design (DSD)*, 2014, pp. 36-41.
236. M. Hamieh, M. Ariaudo, S. Quintanel, and Y. Louet, "Sizing of the physical layer of a RF intra-chip communications," in *21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, 2014, pp. 163-166.
237. A. Briere, J. Denoulet, A. Pinna, B. Granado, F. Pêcheux, E. Unlu, et al., "A Dynamically Reconfigurable RF NoC for Many-Core," in *Proceedings of the 25th edition on Great Lakes Symposium on VLSI*, Pittsburgh, Pennsylvania, USA, 2015, pp. 139-144.
238. M. Sun and Y. P. Zhang, "Performance of inter-chip RF-interconnect using CPW, capacitive coupler, and UWB transceiver," *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, pp. 2650-2655, 2005.
239. D. Schinkel, E. Mensink, E. A. M. Klumperink, E. van Tuijl, and B. Nauta, "Low-Power, High-Speed Transceivers for Network-on-Chip Communication," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 17, pp. 12-21, 2009.
240. Y. Xiao Peng, L. Zheng Hao, H. Bo Yu, L. Wei Meng, D. Er Tai, and Y. Kiat Seng, "A 12-mW 40–60-GHz 0.18- μm BiCMOS Oscillator-Less Self-Demodulator for Short-Range Software-Defined Transceivers," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 3, pp. 521-530, 2013.
241. K. Yanghyo, T. Sai-Wang, B. Gyung-Su, W. Hao, N. Lan, G. Reinman, et al., "Analysis of Noncoherent ASK Modulation-Based RF-Interconnect for Memory Interface," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 2, pp. 200-209, 2012.
242. B. Pourshirazi and A. Jahanian, "RF-Interconnect Resource Assignment and Placement Algorithms in Application Specific ICs to Improve Performance and Reduce Routing Congestion," in *15th Euromicro Conference on Digital System Design (DSD)*, 2012, pp. 624-631.
243. M. Valad Beigi, F. Safaei, and B. Pourshirazi, "An Energy-Efficient Reconfigurable NoC Architecture with RF-Interconnects," in *16th Euromicro Conference on Digital System Design (DSD)*, 2013, pp. 489-496.
244. C. Xiao, Z. Huang, and D. Li, "High performance hybrid NoCs design with wireless/RF-I," in *International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC)*, 2013, pp. 2420-2423.
245. L. Yu, H. Yang, J. Zhang, and W. Wang, "Performance evaluation of air-gap-based coaxial RF TSV for 3D NoC," in *IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)*, , 2011, pp. 94-97.
246. K. Kempa, J. Rybczynski, Z. Huang, K. Gregorczyk, A. Vidan, B. Kimball, et al., "Carbon Nanotubes as Optical Antennae," *Advanced Materials*, vol. 19, pp. 421-426, 2007.
247. B. K. Kaushik and M. K. Majumder, *Carbon Nanotube Based VLSI Interconnects : Analysis and Design*: Springer India, 2015.
248. C. Brun, P. Franck, P. Coquet, D. Baillargeat, and B. K. Tay, "Monopole antenna based on carbon nanotubes," in *IEEE MTT-S International Microwave Symposium Digest (IMS)*, , 2013, pp. 1-4.
249. C. Brun, D. Baillargeat, Y. C. Chong, D. Tan, P. Coquet, and B. K. Tay, "Carbon nanostructures dedicated to RF interconnect management," in *44th European Microwave Conference (EuMC)*, , 2014, pp. 1448-1451.

250. Y. Wu, K. A. Jenkins, A. Valdes-Garcia, D. B. Farmer, Y. Zhu, A. A. Bol, *et al.*, "State-of-the-Art Graphene High-Frequency Electronics," *Nano Letters*, vol. 12, pp. 3062-3067, 2012/06/13 2012.
251. I. Llatser, C. Kremers, A. Cabellos-Aparicio, J. M. Jornet, E. Alarcón, and D. N. Chigrin, "Graphene-based nano-patch antenna for terahertz radiation," *Photonics and Nanostructures - Fundamentals and Applications*, vol. 10, pp. 353-358, 10// 2012.
252. J. M. Jornet and I. F. Akyildiz, "Graphene-based Plasmonic Nano-Antenna for Terahertz Band Communication in Nanonetworks," *IEEE Journal on Selected Areas in Communications*, vol. 31, pp. 685-694, 2013.
253. G. Piro, S. Abadal, A. Mestres, E. Alarc, J. Sol-Pareta, L. A. Grieco, *et al.*, "Initial MAC Exploration for Graphene-enabled Wireless Networks-on-Chip," in *Proceedings of ACM The First Annual International Conference on Nanoscale Computing and Communication*, Atlanta, GA, USA, 2007, pp. 1-9.
254. S. Abadal, E. Alarco, A. Cabellos-Aparicio, M. C. Lemme, and M. Nemirovsky, "Graphene-enabled wireless communication for massive multicore architectures," *IEEE Communications Magazine*, vol. 51, pp. 137-143, 2013.
255. J. hewitt. (2013). *Samsung funds graphene antenna project for wireless, ultra-fast intra-chip links*, available in: www.extremetech.com/extreme/149172-samsung-funds-graphene-antenna-project-for-wireless-ultra-fast-intra-chip-links.
256. S. Abadal, A. Mestres, M. Iannazzo, J. Sol-Pareta, E. Alarc, and A. Cabellos-Aparicio, "Evaluating the Feasibility of Wireless Networks-on-Chip Enabled by Graphene," in *Proceedings of the 2014 International Workshop on Network on Chip Architectures (NoCArc)*, Cambridge, United Kingdom, 2014, pp. 51-56.
257. J. Mitchell, J. Cunningham, A. V. Krishnamoorthy, R. Drost, and R. Ho, "Integrating Novel Packaging Technologies for Large Scale Computer Systems," in *InterPACK Conference colocated with the ASME*, 2009.