

Reduced Size Single Switch Power Factor Correction Circuit

Hussein Kabil¹ and Hussein Al-Bayaty²

¹ Plymouth University

Received: 11 December 2016 Accepted: 3 January 2017 Published: 15 January 2017

Abstract

This article presents a new design of active power factor correction (APFC) circuit that can be used in single phase rectifiers. The proposed circuit provides almost a unity input power factor (PF) which contributes significantly in reduction of the total current harmonic distortion (THDI) as it eliminates the third harmonic component effectively from the input current. The most important attribute of this circuit is the small size and numbers of components (one switch, small size (L C) and a diode), which have been designed to get a unity PF at the AC source side. Therefore, the new circuit is cheaper, smaller size and lighter than other conventional PFC circuits. In addition, the new proposed circuit is a snubber-less and uses reasonably low switching frequency which reduces switching losses and increases efficiency. The circuit has been designed and simulated using Lt-spice simulink program.

Index terms— active power factor correction (APFC), AC - DC converter, total harmonic distortion (THD).

1 Introduction

Single phase AC/DC rectifiers with a large electrolytic capacitor are commonly used for manufacturer and business issues. The main purpose to use diode rectifiers is to operate the switching power supply in data processing apparatus and to operate low power motor drive systems [1].

The large capacitor draws current in short pulses, which brings in a lot of problems including decreasing in the available power, increasing losses and reduction of the efficiency. In the conventional way of design, the capacitor voltage preserves the peak voltage of the input sine wave until the next peak comes along to recharge it [2].

The only way to recharge the capacitor is drawing the current from the input source at the peaks of the source waveform as a long pulse which includes an adequate amount of energy to nourish the load until the next peak. This happens when the capacitor draws a large charge during short time, after the slowly discharge of the capacitor into the load. Therefore, the capacitor's current draws 5 to 10 times of the average current in 10% or 20% of the cycle period. Consequently, the source current has narrow and long pulses and the effective (r.m.s.) value increases [3], [4].

Customers with a large number of nonlinear loads also have large neutral current rich in third harmonics current. In order to increase the PF, decrease the losses and save the energy, then the input current harmonics (specially the third order harmonic) have to be eliminated. Several methods and techniques have been proposed to solve the problem of a poor power factor, which can be classified as active and passive methods [5].

Passive PFC circuits are generally simple, fewer components, smaller size and easy to design for small rating power (less than 200 watt). However, its bulky and not economical for large power ratings and the input power factor is (0.6 -0.7) and THD = 150% in best conditions without using big size elements [6].

Active PFC circuits, can considerably diminish losses and costs associated with the generation and distribution of the electric power and significantly improved power quality. Therefore, APFC circuits are receiving more and more attention these days because of the widespread use of electrical appliances that draw non sinusoidal current from the electric power systems. However, PFC circuits require additional, more expensive and complex components [7]. The author in [8], designed a novel PFC circuit that depends on the principle of limiting the work of the main capacitor in a manner which can eliminate the third order harmonic and improve the input

45 PF into 0.99. However, this design has been used two Mosfets and high switching frequency equal to 200 KHZ
 46 which may increase the switching losses and reduce the efficiency.

47 In this paper, a new design of PFC converter has been introduced and presented in figure (1). The new design
 48 is depending on the flexibility of the parameters' variation which produces low harmonics, high input PF and
 49 high efficiency.

50 The new proposed design, reduces the required number of components into one Mosfet switch with low
 51 switching frequency equal to 20 KHZ, and uses small value of inductor which is smaller more than 96% of
 52 the inductors used in conventional boost PFC circuits, because the new proposed design focuses on shifting
 53 the harmonics components to the high frequency region and consequently eliminating the third order harmonic
 54 current, therefore the cost, the weight and the size of the new circuit will be reduced hugely.

55 The description of the circuit, operation topology, control circuit and operation stages are all described in
 56 section (II). The details of system's parameters are described in section (III). The discussion of simulation results
 57 and assessment are presented in section (IV), followed by an overall conclusion in section (V). New proposed
 58 APFC circuit (V S) is the input DC source (represents AC single phase connected to full bridge rectifier),
 59 connected in parallel with LC resonant branch and MOSFET switch (SW) in parallel with the load. A control
 60 circuit has been designed in order to control the switching process.

61 2 b) Operation Topology

62 The new proposed circuit has the ability to control the working period of the capacitor. Consequently, the value
 63 of the input power factor, THD I of the source current waveform and the value of the output ripple voltage can
 64 be controlled as well through using one switching devices.

65 The principle of this design is depending on the distributing of the working time intervals of the capacitor into
 66 two regions, at the beginning (0 -t 1) and at the end (t 4 ???) via using control circuit. This smart switching
 67 pattern would eliminates the third order harmonic component and improves the input PF as the third order
 68 harmonic is the most significant component in single phase systems.

69 This design uses a minimum number of components and minimum values of (L) & (C) a s capacitor turned off
 70 on the middle of each cycle, which shift the harmonics components to higher frequencies. consequently, reduces
 71 the size and the cost of the new proposed circuit.

72 This circuit is snubber-less circuit, because the freewheeling diode (FWD) presents an alternative path for
 73 the discharge current of inductor (I L), so can the capacitor keep charged. Accordingly, (FWD) can avoids the
 74 negative part of I L and helps (C) to act as a snubber circuit in order to prevent the inductor's voltage (V L)
 75 to increase more than rated value of the source voltage, in this way (C) will protect the MOSFET switch from
 76 being burned in the effect of the high voltage spikes which may happened without the FWD.

77 3 c) Control circuit

78 A simple designed control circuit, as shown in figure (2) has been investigated in order to derive the MOSFET
 79 switch and control the switching frequency and duty cycle. because L, C and the load are series in this mode.

80 then the value of V L is approximately zero because the value of L 1 is very small (few micro henres). Year
 81 2017 F Fig. ???: $I C = C \frac{dV C}{dt} = I L = I Load = Vout R ? V Load = V out = V C + V L ? V L = L \frac{di L}{dt}$
 82 ? $V out ? V C$

83 The full time period of the input source current waveform (I S) is shown in figure (4) with the details of nine
 84 time modes.

85 2) Second mode: For the time period $t 1 ? t < t 2$, when $V S > V C 1$, and SW is ON. At this mode, (L)
 86 discharges its current to (C) until being zero (at the t d moment), while the inductor voltage V L is equal to V
 87 C and remains charged. This topology dose not require a snubber circuit as V L has been prevented.

88 f r is the resonance frequency. At this mode, the load is fed by the source. Practically, a damper circuit (R=5
 89 ? & C=1 nF) can be connected in parallel with the freewheeling diode in order to eliminate the resonance current
 90 (I0) totally, however, 0.1 % of power losses can be increased in the circuit as a circuit of 3 kw output power,
 91 has only 3 watt losses in the damper circuit which is negligible. The modes (2,3,4) are repeating every ON/OFF
 92 switching pulse of SW. $F V S = V C + V L = V C + L. \frac{di L}{dt} I S = I C + I Load = C. \frac{dV C}{dt} + I Load ? V$
 93 $L = V C \& I L = I C = C \frac{dV C}{dt} ? X L = X C 2?f L = 1 2?f C ? f r = 1 2? ? LC = 1.59KHz V L = L \frac{di L}{dt}$
 94 $dt = V C I S = I Load = Vout$

95 The figure (6), shows the full picture of V C , V out , V L & V D waveforms. V C is in red color, V out
 96 is in brown color, V L is in green color, and V D is in blue color. V C still charged and slightly charging but
 97 approximately constant due to very small .

98 V C 1 remains charged and considered as a constant value due to the value of I C 1 is approximately zero, then
 99 the value of dV C 1 would be very small.

100 The modes (6,7,8) repeat themselves every ON/OFF switching of the MOSFET. 9) Ninth mode: For the time
 101 period $t 4 ? t < 10$ ms., when $V C > V S$. SW-ON/OFF, the circuit is shown above in Fig. ??3-a).

102 L & C are discharging while the R-load is fed by the main capacitor.

103 All the derived equations in the first mode are valid for this mode.

104 III.

105 4 System Parameters

106 The proposed circuit has been simulated in LTspice program and the parameters have been specified as the
107 following table: Power factor has been calculated by using equation in [9], P.F =Table I: System Parameters IV.

108 5 Simulation Results and Assessment

109 ? I L = Vout R V Load = V out = V C + V L Inductor (L) R Internal Ser. = 2.236 m ? R Internal Par.
110 = 1413 ? Capacitor (C) ESR = 0.035 ? ESL = 0 ? MOSFET IPP070N8N3, N-channel V ds = 80 V, R ds =
111 7m ? Freewheeling diode Schottky, (UPSC600) V Breakdown = 600 V Parallel diode Schottky, (MBR745) V
112 Breakdown = 45 V Load Resistive 20 ? 2)1 ? 1+(T HD I) 2

113 The total input power, has been calculated via below equation [10]:

114 The maximum efficiency is 98.68% when input power is 2.5 kw when R-load = 20 ? and (L) is 20 ?H.

115 6 Fig. 7: Different load values with PF and

116 It can be concluded, from table (I) and figure (7) that the values of () and input PF, inversely proportion with
117 the increasing of the load value.

118 7 3) Table (II) shows the relationship between different

119 inductor values comparing with with P in , P out , _and input PF, when R-load = 20 ? and f sw = 20 Khz.
120 It can be concluded that, f sw can be kept around (10 -20) KHz in order to get approximately unity PF (0.98)
121 at the input AC side when (L) is 20 ?H for 2.5 kw output power. As it is shown in figure (10), the third order
122 harmonic is not exist at the input current waveform, and the only harmonic orders shown are the 5th and 7th
123 order harmonics. This is because (C) was OFF at the middle of the waveform (t 2 ? t 3) and the load was fed
124 by the source. 6) In the case of the absence of freewheeling diode in the time intervals t 1 ? t < t 2 and t 3 ? t
125 < t 4 (which represent the 2nd and 6th modes), the equation of inductor's voltage is:

126 (D) is the duty cycle of (SW) and because of the switching frequency (f sw) is (20 KHz), therefore V L F I t
127 = I 2 1 + I 2 h P in = V t .I t .P F ? ? L(uH) P in (W) Pout (W) ?(V L = L di L dt = L.di L .fsw D

128 would be a very large value at this moment. Consequently, V L may be a reason for huge spikes on MOSFET's
129 terminals and may burn the switch. 7) Generally, in this situation a snubber circuit would be proposed as a
130 solution to suppress the high frequency spikes and to protect the MOSFET switch. However in this circuit, the
131 main capacitor (C) would be act as a snubber circuit because of the existence of the freewheeling diode (FWD),
132 which makes V C charges on the negative value of V L and prevent high voltage on the terminals of the MOSFET
133 when its in open the status. As shown in figure (11), the inductor voltage does not increases more than 140 V
134 P-P in spite of that the source voltage is 311 V P-P , because of the small value of (L). The inductor's value
135 used in the literature in [12] for a (3 kw) output power using interleaved boost converter was (270 ?H), while
136 the value of inductor (L) in the new proposed circuit is (20 ?H) for the same power ratings. This reduction
137 of the inductor's value will effectively contribute in reducing the size, weight and the cost of the converter. 9)
138 One of the significant features of this design, is that the inductor's current is not related to the value of source
139 voltage (except in the 2nd and 6th mode) as usually happens in PFC circuits. This advantage can be utilized
140 in order to reduce the value of (L) into few micro henrys and avoid high V L values. Consequently, can reduce
141 the size, weight and the cost effectively. 10) Practically, the internal capacitor of the used diodes in the circuit
142 would combine with the stray inductors and compose a parasitic resonant frequency (f p). In order to get rid
143 of the bad effects of (f p), the rising time (t r) or the falling time (t f) can be changed, or alternatively a
144 damper circuit can be added to the circuit or using clamping diodes and that's require additional components
145 and complex design [13]. 11) The inductor works like a proper choke or current limiter due to the high negative
146 value of inductor voltage (V L) as its in counter direction of capacitor voltage (V C).

147 (L) charges in the time period t 1 ? t < t 2 because V S >V C On other hand, for the time period t ? t < t
148 3 , IL is zero because L and C are reverse biased. While, for the time period t 3 ? t < t 4 , (L) discharges as a
149 positive current because V S >V C . However, for time period t 4 ? t < t 1 of the next period, L discharges as a
150 negative current because V C >V S and the R-load would be fed by I L which is the same capacitor's current (I
151 C = I L).

152 V.

153 8 Conclusion

154 According to the simulation's results, the new proposed PFC circuit was able to reduce the THD I to 17% with
155 a unity power factor (0.986) at the input side and increases the efficiency to 98.68%.

156 The topology of reducing the conduction time of the main capacitor via dividing the waveform into three
157 regions ONOFF-ON, can improve the efficiency, the input PF and reduce the THD I at the input side.

158 In addition, preventing the capacitor (C) from work in the middle of the time period for about half of the
159 time will eliminate the third order harmonic and shift the 8) The required value of the inductance for the same
160 voltage and power ratings in three level boost converter is (L), while the size would be doubled with the using
161 of two inductors (2x2L) for the interleaved boost converter, on the other hand, the inductance would be doubled
162 again (4L) for the conventional boost converter [11].

8 CONCLUSION

163 harmonics current to the high frequency region and that's will contribute in reducing the size of magnetics
 164 due to the small value of the inductor 20 μ H which produces a small amount of losses. Accordingly, the small
 165 inductor will effectively reduce the size and weight as used just one MOSFET, so the rectifier is not bulky any
 166 more, and thats reduces the cost of the converter. Another advantage of this circuit is that the snubber circuit
 167 is not compulsory because of the presence of freewheeling diode. In addition, the design is considered as a high
 168 efficient design due to minimum number and small values of components and simple circuit design due to uses
 169 single switch.

170 The performance of this circuit has a wide range of flexibility because, the output ripple voltage, the input
 171 PF and THD I can be improved via controlling the values of duty cycles of (SW), (L) and (C).

172 From graphical waveforms and tables of results analysis for different values of R-load, inductor (L), and
 173 switching frequency, can be concluded that the increasing of inductor value (L) and values required in order to
 174 get a constant unity power factor, small THD I and high efficiency.

VI. 1 2 3 4 5




Figure 1:




Figure 2: Fig. 2 :




Figure 3: t 2 ,Fig. 4 :




Figure 4: 4)






Figure 5: R



35

Figure 6: Fig. 3 :Fig. 5 :



5

Figure 7: 5)

¹© 2017 Global Journals Inc. (US)Global Journal of Researches in Engineering

²© 2017 Global Journals Inc. (US)

³Reduced Size Single Switch Power Factor Correction Circuit © 2017 Global Journals Inc. (US)

⁴Year 2017

⁵Year 2017 F




Figure 8: I




Figure 9: Fig. 8 :




Figure 10: ?Fig. 9 :Fig. 10 :Fig. 11 :

6

At this mode, (C) is charging while V_L is equal to V_C until L fully discharges its current into zero ampere at the time of (t_d).

All the derived equations in the 3rd mode are valid for this mode.

8) Eighth mode: For the time period $t_3 \leq t < t_4$, when $V_S > V_{C1}$, SW is OFF, for period (t_d) until the next ON-pulse for SW 2. The circuit is shown in figure (3-d).

[Note: $S > V_C$, SW is ON. t_4 is the moment when V_C is greater than V_S . The circuit is shown in figure(3-b). At this mode, C and L are charging and the load is fed by the source. All the derived equations in the 2nd mode are valid for this mode.]
 7) Seventh mode: For the time period $t_3 \leq t < t_4$, when $V_S > V_C$. The circuit is shown in figure (3-c).]

Figure 11: 6)

II

R(?)	P in (W)	Pout (W)	? (%)	THD(%)	PF
1	46354.5	44260	95.48	5	0.999
10	4920.2	4851.5	98.6	11.6	0.994
20	2506	2473	98.68	17	0.986
50	1038	1021	98.36	28.4	0.96
100	543.48	525	96.6	37	0.938
200	292.68	269.6	92.1	52.4	0.886
500	141	110.75	78.55	83.2	0.77
1000	90.2	56.1	62.2	111.7	0.667

Figure 12: Table II :

III

It can be concluded, from table (II) and figure (8) below, that the value of and PF, directly proportion with the increasing of inductor value.

4) Table (III) shows the relationship between different switching frequencies of MOSFET comparing with P in , P out , and input PF when R-load = 20 ? and (L) is 20 ?H.

It can be concluded from table (III) and figure (9) that, the value of and PF directly proportion with the value of f sw .

Figure 13: Table III :

.1 Acknowledgment

- 175
176 The first author gratefully acknowledge the big support of the Higher Committee for Education Development
177 (HCED) in Iraq.
- 178 [Bayaty (2015)] ‘A new power theory (rightangled triangle theory)’. H A Bayaty . *2015 IEEE Conference on*
179 *Energy Conversion (CENCON)*, Oct 2015. p. .
- 180 [Al-Omari et al. (2017)] ‘A novel topology for single phase active pfc circuit’. H , A H Al-Omari , M Ambroze ,
181 M Z Ahmed . *2017 IEEE International Conference on Environment and Electrical Engineering*, 2017. June
182 2017. p. . IEEE Industrial and Commercial Power Systems Europe (IEEEIC / I CPS Europe
- 183 [Singh et al. ()] ‘A review of singlephase improved power quality ac-dc converters’. B Singh , B N Singh , A
184 Chandra , K Al-Haddad , A Pandey , D P Kothari . *IEEE Transactions on Industrial Electronics* 2003. 50
185 (5) p. .
- 186 [Figueiredo et al. (2010)] ‘A review of singlephase pfc topologies based on the boost converter’. J P M Figueiredo
187 , F L Tofoli , B L A Silva . *Industry Applications (INDUSCON), 2010 9th IEEE/IAS International Conference*
188 *on*, Nov 2010. p. .
- 189 [Akin ()] ‘Comparison of conventional and interleaved pfc boost converters for fast and efficient charge of li-ion
190 batteries used in electrical cars’. B Akin . *International Conference on Power and Energy Systems*, 2012. 13.
- 191 [Al-Bayaty et al. (2016)] ‘Feeding loads via harmonics utilization in ac circuit systems’. H Al-Bayaty , M Ambroze
192 , M Z Ahmed . *2016 International Conference for Students on Applied Engineering (ICSAE)*, Oct 2016. p. .
- 193 [Al-Bayaty et al. ()] ‘New effective power terms and right-angled triangle (rat) power theory’. H Al-Bayaty , M
194 Ambroze , M Z Ahmed . *International Journal of Electrical Power & Energy Systems* 2017. 88 p. .
- 195 [Harada and Ninomiya ()] ‘Optimum design of rc snubbers for switching regulators’. K Harada , T Ninomiya .
196 *IEEE Transactions on Aerospace and Electronic Systems* 1979. (2) p. .
- 197 [Azazi et al. ()] ‘Review of passive and active circuits for power factor correction in single phase, low power
198 ac-dc converters’. H Azazi , E El-Kholy , S Mahmoud , S Shokralla . *Proceedings of the 14th International*
199 *Middle East Power Systems Conference (MEPCON’10)*, (the 14th International Middle East Power Systems
200 Conference (MEPCON’10)) 2010. p. .
- 201 [Basu ()] *Single Phase Active Power Factor Correction Converters-Methods for Optimizing EMI, Performance*
202 *and Costs*, S Basu . 2006. Chalmers University of Technology
- 203 [Zhang et al. (1995)] ‘Single-phase three-level boost power factor correction converter’. M T Zhang , Y Jiang , F
204 C Lee , M M Jovanovic . *Applied Power Electronics Conference and Exposition*, 1995. 1995. Mar 1995. 1 p. .
205 (APEC ’95)
- 206 [Al-Bayaty et al. (2014)] ‘Taking advantage of the harmonics at the load side using passive filters’. H Al-Bayaty
207 , M Ambroze , M Z Ahmed . *Systems and Informatics (ICSAI), 2014 2nd International Conference on*, Nov
208 2014. p. .
- 209 [Al-Bayaty et al. (2016)] ‘Utilization of harmonics current in single phase system’. H Al-Bayaty , M Ambroze ,
210 M Z Ahmed . *2016 17th International Conference on Harmonics and Quality of Power (ICHQP)*, Oct 2016.
211 p. .