

GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING: F ELECTRICAL AND ELECTRONICS ENGINEERING Volume 17 Issue 5 Version 1.0 Year 2017 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA) Online ISSN: 2249-4596 & Print ISSN: 0975-5861

# Reduced Size Single Switch Power Factor Correction Circuit By Hussein al-bayaty, Ali Hussein Al-Omari, Marcel Ambroze & Mohammed Zaki Ahmed

Plymouth University, United Kingdom

Abstract- This article presents a new design of active power factor correction (APFC) circuit that can be used in single phase rectifiers. The proposed circuit provides almost a unity input power factor (PF) which contributes significantly in reduction of the total current harmonic distortion (THDI) as it eliminates the third harmonic component effectively from the input current.

The most important attribute of this circuit is the small size and numbers of components (one switch, small size (L & C) and a diode), which have been designed to get a unity PF at the AC source side. Therefore, the new circuit is cheaper, smaller size and lighter than other conventional PFC circuits.

In addition, the new proposed circuit is a snubber-less and uses reasonably low switching frequency which reduces switching losses and increases efficiency. The circuit has been designed and simulated using Lt-spice simulink program.

Keywords: active power factor correction (APFC), AC - DC converter, total harmonic distortion (THD).

GJRE-F Classification: FOR Code: 090607



Strictly as per the compliance and regulations of:



© 2017. Hussein al-bayaty, Ali Hussein Al-Omari, Marcel Ambroze & Mohammed Zaki Ahmed. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecom mons.org/ licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

# Reduced Size Single Switch Power Factor Correction Circuit

Hussein al-bayaty °, Ali Hussein Al-Omari °, Marcel Ambroze ° & Mohammed Zaki Ahmed  $^{\omega}$ 

Abstract- This article presents a new design of active power factor correction (APFC) circuit that can be used in single phase rectifiers. The proposed circuit provides almost a unity input power factor (PF) which contributes significantly in reduction of the total current harmonic distortion (THDI) as it eliminates the third harmonic component effectively from the input current.

The most important attribute of this circuit is the small size and numbers of components (one switch, small size (L & C) and a diode), which have been designed to get a unity PF at the AC source side. Therefore, the new circuit is cheaper, smaller size and lighter than other conventional PFC circuits.

In addition, the new proposed circuit is a snubberless and uses reasonably low switching frequency which reduces switching losses and increases efficiency. The circuit has been designed and simulated using Lt-spice simulink program.

Keywords: active power factor correction (APFC), AC - DC converter, total harmonic distortion (THD).

#### I. INTRODUCTION

Single phase AC/DC rectifiers with a large electrolytic capacitor are commonly used for manufacturer and business issues. The main purpose to use diode rectifiers is to operate the switching power supply in data processing apparatus and to operate low power motor drive systems [1].

The large capacitor draws current in short pulses, which brings in a lot of problems including decreasing in the available power, increasing losses and reduction of the efficiency. In the conventional way of design, the capacitor voltage preserves the peak voltage of the input sine wave until the next peak comes along to recharge it [2].

The only way to recharge the capacitor is drawing the current from the input source at the peaks of the source waveform as a long pulse which includes an adequate amount of energy to nourish the load until the next peak. This is happens when the capacitor draws a large charge during short time, after the slowly discharge of the capacitor into the load. Therefore, the capacitor's current draws 5 to 10 times of the average current in 10% or 20% of the cycle period. Consequently, the source current has narrow and long pulses and the effective (r.m.s.) value increases [3], [4]. Customers with a large number of nonlinear loads also have large neutral current rich in third harmonics current. In order to increase the PF, decrease the losses and save the energy, then the input current harmonics (specially the third order harmonic) have to be eliminated. Several methods and techniques have been proposed to solve the problem of a poor power factor, which can be classified as active and passive methods [5].

Passive PFC circuits are generally simple, fewer components, smaller size and easy to design for small rating power (less than 200 watt). However, its bulky and not economical for large power ratings and the input power factor is (0.6 - 0.7) and THD = 150% in best conditions without using big size elements [6].

Active PFC circuits, can considerably diminish losses and costs associated with the generation and distribution of the electric power and significantly improved power quality. Therefore, APFC circuits are receiving more and more attention these days because of the widespread use of electrical appliances that draw non sinusoidal current from the electric power systems. However, PFC circuits require additional, more expensive and complex components [7]. The author in [8], designed a novel PFC circuit that depends on the principle of limiting the work of the main capacitor in a manner which can eliminate the third order harmonic and improve the input PF into 0.99. However, this design has been used two Mosfets and high switching frequency equal to 200 KHZ which may increase the switching losses and reduce the efficiency.

In this paper, a new design of PFC converter has been introduced and presented in figure (1). The new design is depending on the flexibility of the parameters' variation which produces low harmonics, high input PF and high efficiency.

The new proposed design, reduces the required number of components into one Mosfet switch with low switching frequency equal to 20 KHZ, and uses small value of inductor which is smaller more than 96% of the inductors used in conventional boost PFC circuits, because the new proposed design focuses on shifting the harmonics components to the high frequency region and consequently eliminating the third order harmonic current, therefore the cost, the weight and the size of the new circuit will be reduced hugely.

The description of the circuit, operation topology, control circuit and operation stages are all

Author  $\alpha$   $\sigma$   $\rho$   $\Omega$ : School of Computing Electronics and Mathematics, Plymouth University, UK. e-mails: hussein.al-bayaty@plymouth.ac.uk, kabily30@gmail.com

described in section (II). The details of system's parameters are described in section (III). The discussion of simulation results and assessment are presented in section (IV), followed by an overall conclusion in section (V).

# II. Operation Principles and Analysis of the New Proposed Circuit

#### a) Circuit's Description

The schematic circuit of the new proposed PFC circuit is shown below in figure (1).



#### Fig. 1: New proposed APFC circuit

 $(V_s)$  is the input DC source (represents AC single phase connected to full bridge rectifier), connected in parallel with LC resonant branch and MOSFET switch (SW) in parallel with the load. A control circuit has been designed in order to control the switching process.

#### b) Operation Topology

The new proposed circuit has the ability to control the working period of the capacitor. Consequently, the value of the input power factor, *THD*, of the source current waveform and the value of the output ripple voltage can be controlled as well through using one switching devices.

The principle of this design is depending on the distributing of the working time intervals of the capacitor into two regions, at the beginning  $(0 - t_1)$  and at the end  $(t_4 - \pi)$  via using control circuit. This smart switching pattern would eliminates the third order harmonic component and improves the input PF as the third order harmonic is the most significant component in single phase systems.

This design uses a minimum number of components and minimum values of (L) & (C) a s capacitor turned off on the middle of each cycle, which shift the harmonics components to higher frequencies. consequently, reduces the size and the cost of the new proposed circuit.

This circuit is snubber-less circuit, because the freewheeling diode (FWD) presents an alternative path for the discharge current of inductor  $(l_L)$ , so can the capacitor keep charged. Accordingly, (FWD) can avoids

the negative part of  $I_L$  and helps (C) to act as a snubber circuit in order to prevent the inductor's voltage ( $V_L$ ) to increase more than rated value of the source voltage, in this way (C) will protect the MOSFET switch from being burned in the effect of the high voltage spikes which may happened without the FWD.

#### c) Control circuit

A simple designed control circuit, as shown in figure (2) has been investigated in order to derive the MOSFET switch and control the switching frequency and duty cycle.



#### Fig. 2: Control circuit

Briefly, the circuit consists of a dual input comparator which compares two signals (the first signal is the output of full wave rectifier and the second is a dc voltage source). The output of the comparator, which is a square wave, would be combine in a logic (And gate) circuit with a triangular waveform in 20 KHz frequency. the output of and gate will go directly to the gate of the MOSFET switch.

- d) Operation stages
- 1) First mode: This mode describes the time period  $0 \le t < t_1$ , when the capacitor voltage  $V_C > V_S$ . SW-ON/OFF, while  $t_1$  is the moment when  $V_S$  is equal or bigger than  $V_C$ . The circuit shown in figure (3-a), illustrates the path of the current at this mode: In this period, (C & L) are discharging and feed the

In this period, (C & L) are discharging and feed the load.

$$I_C = C \frac{dV_C}{dt} = I_L = I_{Load} = \frac{V_{out}}{R}$$

because L, C and the load are series in this mode.

$$V_{Load} = V_{out} = V_C + V_L$$
$$\therefore V_L = L \frac{di_L}{dt}$$

then the value of  $V_L$  is approximately zero because the value of  $L_1$  is very small (few micro henres).

$$\therefore V_{out} \approx V_C$$

The full time period of the input source current waveform  $(I_s)$  is shown in figure (4) with the details of nine time modes.

2) Second mode: For the time period  $t_1 \le t < t_2$ , when  $V_S > V_{C1}$ , and SW is ON.  $t_2$ , is the moment when the pulses turns off. The circuit shown above in figure (3-b), the bold line illustrates the active path at this mode.

In this mode, the load, C & L are all connected to the source and charging with frequency pulses (20 KHz), as a result, high values and short time current spikes appear on the input current waveform because of the capacitor current.  $V_S = V_{Load} = V_{out}$ 



Fig. 4: The input source current

 $V_S = V_C + V_L = V_C + L \cdot \frac{di_L}{dt} I_S = I_C + I_{Load} = C \cdot \frac{dV_C}{dt} + I_{Load}$ 

3) Third mode: For the time period  $t_1 \leq t < t_2$ , when  $V_S > V_{C1}$ . This mode covers the interval time from switching OFF moment until  $(t_d)$  ms.  $t_d$  is the moment when  $I_L$  or  $I_C$  discharge to zero ampere for each pulse. The circuit is shown above in figure (3-c).

At this mode, (L) discharges its current to (C) until being zero (at the  $t_d$  moment), while the inductor voltage  $V_L$  is equal to  $V_C$  and remains charged. This topology dose not require a snubber circuit as  $V_L$ has been prevented.

$$\therefore V_L = V_C \quad \& \quad I_L = I_C = C \frac{dV_C}{dt} \quad \therefore X_L = X_C$$
$$2\pi f L = \frac{1}{2\pi f C} \quad \therefore f_r = \frac{1}{2\pi \sqrt{LC}} = 1.59 K H z$$

 $f_r$  is the resonance frequency.

At this mode, the load is fed by the source.

$$V_L = L \frac{di_L}{dt} = V_C$$
$$I_S = I_{Load} = \frac{V_{out}}{R}$$

4) Fourth mode: For the time period  $t_1 \le t < t_2$ , when  $V_S > V_C$ , SW is OFF (from  $(t_d)$  until the next ON-pulse). The bold line in the circuit shown above in figure (3-d), clarifies the source current's path.

At this mode, the inductor current  $(l_L)$  supposed to remain zero ampere. However, the internal capacitance of the diodes combines with stray inductance which form resonant circuit called parasitic resonant.

Due to this parasitic resonance, a sinusoidal current can flow into the inductor  $L_{\tau}$  in a very high frequency (about 1.54 MHz) called self resonant (or parasitic) frequency ( $f_{\rho}$ ).

At the same time,  $V_L$  follows  $I_L$  waveform and oscillate around zero.  $I_L \& I_S$  values are variable and change in accordance to the values of L, C,  $f_{sw2}$ ,  $\frac{dv_c}{dt}$  and output load as it's clear from equations and shown in figures (4) and (5):

The capacitor voltage ( $V_c$ ) remains charged and considered as a constant value due to the value of  $I_c$  which is approximately zero, then the value of  $\frac{dV_c}{dt}$  is very small value.

$$I_L = I_0.\cos(w_p.t)$$

#### $w_p = 2\pi f_p \approx 9.5$ M rad/sec.

 $(I_0)$  is approximately 0.5 Amp. For ideal conditions, the internal capacitance of diodes is zero, therefore the parasitic resonance and  $I_0$  can considered as zero ampere.

Practically, a damper circuit (R=5  $\Omega$  & C=1 nF) can be connected in parallel with the freewheeling diode in order to eliminate the resonance current (IO) totally, however, 0.1 % of power losses can be increased in the circuit as a circuit of 3 kw output power, has only 3 watt losses in the damper circuit which is negligible. The modes (2,3,4) are repeating every ON/OFF switching pulse of SW.



Fig. 5: IL & IS in the 2nd, 3rd & 4th modes

The figure (6), shows the full picture of  $V_C$ ,  $V_{out}$ ,  $V_L \& V_D$  waveforms.  $V_C$  is in red color,  $V_{out}$  is in brown color,  $V_L$  is in green color, and  $V_D$  is in blue color.

5) *Fifth mode:* For the time period  $t_2 \le t < t_3$ , when pulses are ON/OFF.  $t_3$  is the moment when SW turns OFF. The circuit shown in figure (3-d), illustrates the active path of current at this mode:



Fig. 6: V<sub>C</sub>; V<sub>out</sub>; V<sub>L</sub> & V<sub>D</sub> waveforms

Due to  $V_{\rm S} > V_{\rm C}$ , therefore C and L are considered as disconnected (open circuit), because they are reverse biased when SW is OFF and (FWD) is reverse biased.

Therefore, C and L are neither charging nor discharging, then  $I_L = I_C =$  Zero,  $V_L =$  Zero but  $V_C$  is a constant value.

- 6) Sixth mode: For the time period  $t_3 \le t < t_4$ , when  $V_S > V_C$ , SW is ON.  $t_4$  is the moment when  $V_C$  is greater than  $V_S$ . The circuit is shown in figure (3-b). At this mode, C and L are charging and the load is fed by the source. All the derived equations in the 2nd mode are valid for this mode.
- 7) Seventh mode: For the time period  $t_3 \le t < t_4$ , when  $V_S > V_C$ . The circuit is shown in figure (3-c).

At this mode, (C) is charging while  $V_L$  is equal to  $V_C$  until *L* fully discharges its current into zero ampere at the time of  $(t_d)$ .

All the derived equations in the 3rd mode are valid for this mode.

8) Eighth mode: For the time period  $t_3 \le t < t_4$ , when  $V_s > V_{C1}$ , SW is OFF, for period  $(t_d)$  until the next ONpulse for SW<sub>2</sub>. The circuit is shown in figure (3-d).

 $V_{\rm C}$  still charged and slightly charging but approximately constant due to very small  $\frac{dV_{\rm C}}{dt}$ .

 $V_{C1}$  remains charged and considered as a constant value due to the value of  $I_{C1}$  is approximately zero, then the value of dVC1 would be very small.

$$I_{L1} = I_0 \cdot \cos(w_p \cdot t)$$

$$w_p = 2\pi f_p \approx 9.5$$
 M rad/sec.

The modes (6,7,8) repeat themselves every ON/OFF switching of the MOSFET.

9) Ninth mode: For the time period  $t_4 \le t < 10$  ms., when  $V_C > V_S$ . SW-ON/OFF, the circuit is shown above in Fig. (3-a).

L & C are discharging while the R-load is fed by the main capacitor.

$$\therefore I_L = \frac{V_{out}}{R}$$
$$V_{Load} = V_{out} = V_C + V_L$$

All the derived equations in the first mode are valid for this mode.

# III. System Parameters

The proposed circuit has been simulated in LTspice program and the parameters have been specified as the following table:

Table	I: System	Parameters
TUDIC	7. Oyotorn	i ulumotoic

Inductor (L)	$R_{\text{Internal Ser.}} = 2.236 \text{ m } \Omega$	$R_{\text{Internal Par.}} = 1413 \ \Omega$
Capacitor (C)	$\text{ESR} = 0.035 \ \Omega$	$ESL = 0 \Omega$
MOSFET	IPP070N8N3, N-channel	$V_{ds}$ = 80 V, $R_{ds}$ = 7m $\Omega$
Freewheeling diode	Schottky, (UPSC600)	$V_{\text{Breakdown}} = 600 \text{ V}$
Parallel diode	Schottky, (MBR745)	$V_{\text{Breakdown}} = 45 \text{ V}$
Load	Resistive	20 Ω

# IV. SIMULATION RESULTS AND ASSESSMENT

An electrical circuit with  $V_s = 311 V_{peak} = 220 V_{rms}$ , L = 20 µH, C = 0.5 mF and MOSFET switch works in  $f_{sw} = 20$  Khz controlled by a control circuit, has been designed and investigated by using Lt-spice simulink program.

- R-load, inductor (L) and switching frequency of the MOSFET, are three main parameters in this circuit which could be changed in different values in order to find out the optimum design and parameters values in order to get low input *THD<sub>i</sub>*, unity input PF, high efficiency, cheap, not bulky, small size and light converter.
- 2) Table (I), shows the relationship between different load values comparing it with fundamental input current  $P_{in}$ ,  $P_{out}$ ,  $\eta$ ,  $THD_i$  and input PF when L = 20  $\mu$ H and the switching frequency ( $f_{sw}$ ) is 20 Khz.

Table II: Different load values with THD <sub>1</sub> , PF & r	η
--	---

			1		1
$\mathbf{R}(\Omega)$	$P_{in}(\mathbf{W})$	$P_{out}$ (W)	$\eta(\%)$	<b>THD</b> (%)	PF
1	46354.5	44260	95.48	5	0.999
10	4920.2	4851.5	98.6	11.6	0.994
20	2506	2473	98.68	17	0.986
50	1038	1021	98.36	28.4	0.96
100	543.48	525	96.6	37	0.938
200	292.68	269.6	92.1	52.4	0.886
500	141	110.75	78.55	83.2	0.77
1000	90.2	56.1	62.2	111.7	0.667

Power factor has been calculated by using equation in [9], P.F =  $\frac{1}{\sqrt{1+(THD_I)^2}}$ 

$$I_t = \sqrt{I_1^2 + I_h^2}$$

The total input power, has been calculated via below equation [10]:

$$P_{in} = V_t . I_t . PF$$

The maximum efficiency is 98.68% when input power is 2.5 kw when R-load = 20  $\Omega$  and (L) is 20  $\mu H.$ 



Fig. 7: Different load values with PF and  $\eta$ 

It can be concluded, from table (I) and figure (7) that the values of ( $\eta$ ) and input PF, inversely proportion with the increasing of the load value.

3) Table (II) shows the relationship between different inductor values comparing with with  $P_{in}$ ,  $P_{out}$ , \_ and input PF, when R-load = 20  $\Omega$  and  $f_{sw}$  = 20 Khz.

Table III: Different (L) values with  $THD_{I}$ , PF &  $\eta$ 

L(uH)	$P_{in}(\mathbf{W})$	$P_{out}$ (W)	η(%)	<b>THD</b> (%)	PF
1	2854.9	2679.4	93.86	55	0.876
10	2557.5	2510	98.1	24	0.972
20	2506	2473	98.68	17	0.986
50	2456	2434	99.1	10.5	0.994
100	2434.38	2415.5	99.2	7.2	0.997
200	2420.48	2403.7	99.3	4.9	0.999
500	2412	2395	99.3	3.5	0.999
1000	2407.3	2391.8	99.36	2.5	0.999

It can be concluded, from table (II) and figure (8) below, that the value of  $\eta$  and PF, directly proportion with the increasing of inductor value.

4) Table (III) shows the relationship between different switching frequencies of MOSFET comparing with  $P_{in}$ ,  $P_{out}$ ,  $\eta$  and input PF when R-load = 20  $\Omega$  and (L) is 20  $\mu$ H.

It can be concluded from table (III) and figure (9) that, the value of  $\eta$  and PF directly proportion with the value of  $f_{\rm sw}.$ 

It can be concluded that,  $f_{sw}$  can be kept around (10 - 20) KHz in order to get approximately unity PF (0.98) at the input AC side when (L) is 20  $\mu$ H for 2.5 kw output power.



#### *Fig.* 8: Different (L) values with PF and $\eta$

#### Table IV: Variable (D) for (SW) with THD<sub>1</sub>, PF & $\eta$

$f_{sw}(\mathbf{K})$	$P_{in}(\mathbf{W})$	$P_{out}$ (W)	$\eta(\%)$	<b>THD</b> (%)	PF
5	2641	2574.8	97.5	33	0.95
10	2561	2515	98.2	23.8	0.973
20	2506	2473	98.68	17	0.986
50	2456.3	2434.2	99.1	10.6	0.994
100	2437.3	2415.8	99.1	7.6	0.997
200	2418.9	2405	99.4	5.6	0.998
500	2415	2397.2	99.2	3.9	0.999
1000	2414.8	2396.2	99.2	3.7	0.999

5) The figure 10, shows the Fast Fourier Transform (FFT) spectrum of the input source current. The total current harmonic distortion  $(THD_i)$  is 17%, then the total input power factor is (0.986).

As it is shown in figure (10), the third order harmonic is not exist at the input current waveform, and the only harmonic orders shown are the 5th and 7th order harmonics. This is because (C) was OFF at the middle of the waveform ( $t_2 - t_3$ ) and the load was fed by the source.

6) In the case of the absence of freewheeling diode in the time intervals  $t_1 \le t < t_2$  and  $t_3 \le t < t_4$  (which represent the 2nd and 6th modes), the equation of inductor's voltage is:

$$V_L = L \frac{di_L}{dt} = \frac{L.di_L.f_{sw}}{D}$$

(D) is the duty cycle of (SW) and because of the switching frequency ( $f_{sw}$ ) is (20 KHz), therefore  $V_L$  would be a very large value at this moment. Consequently,  $V_L$  may be a reason for huge spikes on MOSFET's terminals and may burn the switch.

7) Generally, in this situation a snubber circuit would be proposed as a solution to suppress the high frequency spikes and to protect the MOSFET switch. However in this circuit, the main capacitor (C) would be act as a snubber circuit because of the existence of the freewheeling diode (FWD), which makes  $V_c$  charges on the negative value of  $V_L$ and prevent high voltage on the terminals of the MOSFET when its in open the status. As shown in figure (11), the inductor voltage does not increases more than 140  $V_{P,P}$  in spite of that the source voltage is 311  $V_{P,P}$ , because of the small value of (L).





*Fig. 9:* Different  $f_{sw}$  values with PF and  $\eta$ 







8) The required value of the inductance for the same voltage and power ratings in three level boost converter is (L), while the size would be doubled with the using of two inductors (2x2L) for the interleaved boost converter, on the other hand, the inductance would be doubled again (4L) for the conventional boost converter [11].

The inductor's value used in the literature in [12] for a (3 kw) output power using interleaved boost converter was (270  $\mu$ H), while the value of inductor

(L) in the new proposed circuit is (20  $\mu$ H) for the same power ratings. This reduction of the inductor's value will effectively contribute in reducing the size, weight and the cost of the converter.

- 9) One of the significant features of this design, is that the inductor's current is not related to the value of source voltage (except in the 2nd and 6th mode) as usually happens in PFC circuits. This advantage can be utilized in order to reduce the value of (L) into few micro henrys and avoid high  $V_L$  values. Consequently, can reduce the size, weight and the cost effectively.
- 10) Practically, the internal capacitor of the used diodes in the circuit would combine with the stray inductors and compose a parasitic resonant frequency  $(f_{\rho})$ . In order to get rid of the bad effects of  $(f_{\rho})$ , the rising time  $(t_r)$  or the falling time  $(t_r)$  can be changed, or alternatively a damper circuit can be added to the circuit or using clamping diodes and that's require additional components and complex design [13].
- 11) The inductor works like a proper choke or current limiter due to the high negative value of inductor voltage  $(V_L)$  as its in counter direction of capacitor voltage  $(V_c)$ .

(L) charges in the time period  $t_1 \leq t < t_2$  because  $V_S > V_C$ . On the other hand, for the time period  $t_2 \leq t < t_3$ , *IL* is zero because L and C are reverse biased. While, for the time period  $t_3 \leq t < t_4$ , (L) discharges as a positive current because  $V_S > V_C$ . However, for time period  $t_4 \leq t < t_1$  of the next period, *L* discharges as a negative current because  $V_C > V_S$  and the R-load would be fed by  $I_L$  which is the same capacitor's current ( $I_C = I_L$ ).

# V. CONCLUSION

According to the simulation's results, the new proposed PFC circuit was able to reduce the  $THD_1$  to 17% with a unity power factor (0.986) at the input side and increases the efficiency to 98.68%.

The topology of reducing the conduction time of the main capacitor via dividing the waveform into three regions ONOFF-ON, can improve the efficiency, the input PF and reduce the  $THD_1$  at the input side.

In addition, preventing the capacitor (C) from work in the middle of the time period for about half of the time will eliminate the third order harmonic and shift the harmonics current to the high frequency region and that's will contribute in reducing the size of magnetics due to the small value of the inductor 20  $\mu$ H which produces a small amount of losses. Accordingly, the small inductor will effectively reduce the size and weight as used just one MOSFET, so the rectifier is not bulky any more, and thats reduces the cost of the converter.

Another advantage of this circuit is that the snubber circuit is not compulsory because of the presence of freewheeling diode. In addition, the design is considered as a high efficient design due to minimum number and small values of components and simple circuit design due to uses single switch.

The performance of this circuit has a wide range of flexibility because, the output ripple voltage, the input PF and  $THD_1$  can be improved via controlling the values of duty cycles of (SW), (L) and (C).

From graphical waveforms and tables of results analysis for different values of R-load, inductor (L), and switching frequency, can be concluded that the increasing of inductor value (L) and R-load values is required in order to get a constant unity power factor, small  $THD_{1}$  and high efficiency.

### VI. Acknowledgment

The first author gratefully acknowledge the big support of the Higher Committee for Education Development (HCED) in Iraq.

# **References** Références Referencias

- H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "Utilization of harmonics current in single phase system," in 2016 17th International Conference on Harmonics and Quality of Power (ICHQP), Oct 2016, pp. 443–447.
- B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari, "A review of singlephase improved power quality ac-dc converters, "*IEEE Transactions on Industrial Electronics*, vol. 50, no. 5, pp. 962–981, 2003.
- H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "Taking advantage of the harmonics at the load side using passive filters," in Systems and Informatics (ICSAI), 2014 2nd International Conference on, Nov 2014, pp. 169–174.
- H. Azazi, E. El-Kholy, S. Mahmoud, and S. Shokralla, "Review of passive and active circuits for power factor correction in single phase, low power ac-dc converters," in *Proceedings of the 14th International Middle East Power Systems Conference* (*MEPCON'10*), 2010, pp. 217–224.
- 5. H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "Feeding loads via harmonics utilization in ac circuit systems," in 2016 *International Conference for Students on Applied Engineering (ICSAE)*, Oct 2016, pp. 224–227.
- 6. S. Basu, Single Phase Active Power Factor Correction Converters-Methods for Optimizing EMI, Performance and Costs. Chalmers University of Technology, 2006.
- J. P. M. Figueiredo, F. L. Tofoli, and B. L. A. Silva, "A review of singlephase pfc topologies based on the boost converter," in *Industry Applications* (*INDUSCON*), 2010 9th IEEE/IAS International Conference on, Nov 2010, pp. 1–6.

- H. al bayaty, A. H. Al-Omari, M. Ambroze, and M. Z. Ahmed, "A novel topology for single phase active pfc circuit," in 2017 IEEE International Conference on Environment and Electrical Engineering and 2017 IEEE Industrial and Commercial Power Systems Europe (EEEIC / I CPS Europe), June 2017, pp. 1–6.
- 9. H. Al-bayaty, M. Ambroze, and M. Z. Ahmed, "New effective power terms and right-angled triangle (rat) power theory, *"International Journal of Electrical Power & Energy Systems,* vol. 88, pp. 133–140, 2017.
- H. A. bayaty et al., "A new power theory (rightangled triangle theory), "in 2015 IEEE Conference on Energy Conversion (CENCON), Oct 2015, pp. 451– 456.
- M. T. Zhang, Y. Jiang, F. C. Lee, and M. M. Jovanovic, "Single-phase three-level boost power factor correction converter," in *Applied Power Electronics Conference and Exposition, 1995. APEC* '95. Conference Proceedings 1995., Tenth Annual, no. 0, Mar 1995, pp. 434–439 vol.1.
- 12. B. AKIN, "Comparison of conventional and interleaved pfc boost converters for fast and efficient charge of li-ion batteries used in electrical cars," in *International Conference on Power and Energy Systems*, vol. 13, 2012.
- K. Harada and T. Ninomiya, "Optimum design of rc snubbers for switching regulators, "IEEE Transactions on Aerospace and Electronic Systems, no. 2, pp. 209–218, 1979.