

# Modified Modulation Techniques for Cascaded Multilevel Inverter Fed Induction Motor Drive

Ch. Lokeshwar Reddy<sup>1</sup>, P. Satish Kumar<sup>2</sup> and M. Sushama<sup>3</sup>

<sup>1</sup> CVR College of Engineering

Received: 13 February 2015 Accepted: 4 March 2015 Published: 15 March 2015

---

## Abstract

This paper presents modified Space Vector Pulse Width Modulation (SVPWM) techniques for Cascaded Multilevel Inverter. In the proposed SVPWM technique the reference signals are generated by adding offset voltage to the reference phase voltages. This SVPWM technique does not involve region identification, sector identification or look up tables for switching vector determination as are required in the conventional multilevel SVPWM technique. It is also reduces the computation time compared to the conventional space vector PWM technique. The modulation signals are generated by comparing the reference phase voltages with triangular carrier signals. Cascaded multilevel inverter fed with Induction Motor and RL load is simulated for various carrier PWM techniques like PDPWM, PODPWM, APODPWM and PSCPWM. The simulation results are analysed and compared. Among the various modulation techniques, PDPWM is the most efficient one and has better spectral performance and better induction motor performance.

---

*Index terms*— cascaded multilevel inverter, SVPWM, offset voltage.

## 1 I. Introduction

any different PWM methods are available to achieve these aims: wide linear modulation range, reduced switching loss, lesser total harmonic distortion in the spectrum of switching waveform, easy implementation, less memory space and computation time on implementing digital processors. The most widely used PWM schemes for Multilevel inverters are the carrier based PWM (sinetriangle PWM or SPWM) and space vector based PWM. These modulation techniques have been studied extensively and compared for the performance parameters for two level inverters [1,2].

The SPWM techniques are more flexible and simple to implement, but the maximum peak of the fundamental component in the output voltage is limited to 50% of the DC link voltage and the extension of the SPWM techniques into over-modulation range is difficult [2].

The SVPWM technique presented for multi-level inverters can also work in the over-modulation range. The SVPWM technique gives more fundamental voltage and better harmonic performance compared with SPWM technique [3][4][5]. The maximum peak of the fundamental component in the output voltage obtained with space vector pulse width modulation is 15% more than with the sine-triangle modulation technique [2,3]. But the conventional space vector PWM technique requires sector identification and look-up tables to determine the timings for various switching vectors of the inverter in all the sectors [3,4]. This makes the implementation of the SVPWM technique is complicated.

Based on the arrangement of carrier waves, the PWM techniques can be classified as Phase Disposition (PD), Phase Opposition Disposition (POD), Alternative Phase Opposition Disposition (APOD), Phase Shifted Carrier PWM (PSCPWM). PD, POD and APOD are level shifted carrier PWM methods whereas; PSCPWM is the phase shifted carrier method.

43 This paper focuses on different control strategies and suitable modulation strategy is selected based on the  
 44 outputs obtained through the simulations for cascaded multi-level inverters.

45 **2 a) Phase Disposition (PD)**

46 This technique requires (m-1) carrier waveforms for an m-level phase waveform. All the carriers are in same  
 47 phase and level shifted equally. The Fig. 1 shows the arrangement of carriers for eleven level cascaded multilevel  
 48 inverter. The ten carrier signals with same phase but level shifted equally are compared with reference signal.

49 **3 b) Phase Opposition Disposition (POD)**

50 This technique requires (m-1) carrier waveforms for an m-level phase waveform. Half of the carrier waveforms  
 51 above and below are in phase, but there is 1800 phase shift between the above and below half as shown in Fig.  
 52 ???. The significant harmonics are located around the carrier frequency  $f_c$  for both the phase and line voltage  
 53 waveforms.

54 **4 Fig.2 : c) Alterative Phase Opposition Disposition (APOD)**

55 This technique requires (m-1) carrier waveforms for an m-level phase waveform. The carriers are phase displaced  
 56 each other by 1800 alternatively as shown in Fig. 3. The most significant harmonics are centered as sidebands  
 57 around the carrier frequency  $f_c$  and therefore no harmonics occur at  $f_c$ . In this technique all the carriers are  
 58 phase shifted by an angle  $3600/N$  (where N is number of single phase inverter cells used in a phase leg). This  
 59 strategy leads to the cancellation of all carrier and associated sideband harmonics up to 2Nth carrier group [6].  
 60 Fig. 4 shows the arrangement of carriers for an eleven level cascaded multilevel inverter.

61 For APOD, the first set of sideband harmonics is centered about the carrier frequency, while for PSCPWM the  
 62 first set of sideband harmonics is centered about the 2Nth multiple of carrier frequency, where N is the number  
 63 of h-bridges in each cascaded inverter phase leg. [7]. The total number of switch transitions for PSCPWM is  
 64 exactly 2N times the number of switch transitions for APOD.

65 **5 II. Modified svpwm**

66 The conventional SVPWM for multilevel inverters involves mapping of the outer sectors to an inner sub hexagon  
 67 sector, to determine the switching time duration, for various inverter vectors. Then the switching inverter  
 68 vectors corresponding to the actual sector are switched, for the time durations calculated from the mapped  
 69 inner sectors. It is obvious that such a scheme, in multilevel inverters will be very complex, as large number of  
 70 sectors and inverter vectors are involved. This will also considerably increase the computation time for real time  
 71 implementation.

72 A carrier based PWM scheme has been presented [8], where sinusoidal references are added with a proper  
 73 offset voltage before being compared with carriers, to achieve the performance of a SVPWM. The offset voltage  
 74 computation is based on a modulus function depending on the DC link voltage, number of levels and the phase  
 75 voltage amplitudes.

76 A modulation scheme is presented where a common mode voltage of suitable magnitude is added to the  
 77 reference phase voltage throughout the duration [4,5]. A modulation technique is presented in [7], where a fixed  
 78 common mode voltage is added to the reference phase voltage throughout the modulation range. It has shown [9]  
 79 that this common mode addition will not result in a SVPWM like performance, as it will not centre the middle  
 80 inverter vectors in a sampling interval. The common mode voltage to be added in the reference phase voltages, to  
 81 achieve SVPWM like performance is a function of the modulation index for multilevel inverters [9]. A simplified  
 82 method, to determine the correct offset times for centering the time durations of the middle inverter vectors, in  
 83 a sampling interval is presented [10]. To obtain the maximum possible peak amplitude of the fundamental phase  
 84 voltage in linear modulation, the procedure for this is given in [11][12][13] \* a s a dc V T T V = (1) \* b s b dc  
 85 V T T V = (2) \* c s c dc V T T V = (3) a T , b

86 T and c T are the imaginary switching time periods proportional to the instantaneous values of the  
 87 reference phase voltages This proposed SVPWM signal generation does not involve region identification, sector  
 88 identification or look up tables for switching vector determination required in the conventional multilevel SVPWM  
 89 technique. This scheme is computationally efficient when compared to conventional multilevel SVPWM scheme.0  
 90 min [ ] 2 offset T T T = ? (4) 0 [ ] s effect T T T = ?(5)

91 **6 III. Simulation Results and Comparison**

92 Sa1 Sa2 Sa3 Sa4 a Sb1 Sb2 Sb3 Sb4 b Sc1 Sc2 Sc3 Sc4 c Sa5 Sa6 Sa7 Sa8 a Sb5 Sb6 Sb7 Sb8 Sc5 Sc6 Sc7 Sc8  
 93 Sa10 Sa12 Sb9 Sb10 Sb11 Sb12 Sc9 Sc10 Sc11 Sc12 Sa14 Sa16 Sb13 Sb14 Sb15 Sb16 Sc13 Sc14 Sc15 Sc16 Sa18  
 94 Sa20 Sb17 Sb18 Sb19 Sb20 Sc17 Sc18 Sc19 Sc20

95 To Induction

96 Motor Sa9 Sa11 Sa13 Sa15 Sa17 Sa19

97 Fig. ?? : Cascaded 11 level Multilevel Inverter.

---

98 An eleven level cascaded multilevel inverter fed with Induction motor shown in Fig. ?? and for RL load is  
99 simulated. The carrier frequency  $f_c$  is 1 kHz. The modulating pulses are generated by the comparing the reference  
100 wave with the triangular waves. For  $m$  level cascaded multilevel inverter  $m-1$  carrier waves required.

101 It is simulated for different carrier modulating techniques PDPWM, PODPWM, APODPWM and PSCPWM.  
102 Fig. ?? shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter by using  
103 PDSVPWM. Fig. ?? shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter by  
104 using PODSVPWM. Fig. 9 shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter  
105 by using APODSVPWM and Fig. 10 shows the generation of PWM pulses for Eleven Level Cascaded Multilevel  
106 Inverter by using PSCSVPWM. Here reference wave is generated by modified SVPWM technique. Fig. 11 shows  
107 the harmonic spectrum of line voltage for PSCSPWM. Fig. 12 shows the harmonic spectrum of line voltage for  
108 PDSVPWM. Fig. 13 shows the harmonic spectrum of line voltage for PODSVPWM and Fig. 14 shows the harmonic  
109 spectrum of line voltage for APODSVPWM. It is observed that PDSVPWM technique produces fewer harmonic  
110 with respect to other techniques. Fig. 15 shows harmonic spectrum of line voltage for an eleven level Cascaded  
111 Multilevel Inverter by using PDSVPWM technique. Fig. 16 shows harmonic spectrum of line voltage for an  
112 eleven level Cascaded Multilevel Inverter by using PODSVPWM technique. Fig. 17 shows harmonic spectrum  
113 of line voltage for an eleven level Cascaded Multilevel Inverter by using APODSVPWM technique and Fig. 18  
114 shows harmonic spectrum of line voltage for an eleven level Cascaded Multilevel Inverter by using PSCSVPWM  
115 technique.

116 From Fig. 16, it is observed that the significant harmonics are located around the carrier frequency  $f_c$  for the  
117 line voltage waveform in PODSVPWM.

118 From Fig. 17, it is observed that the most significant harmonics are centered as sidebands around the carrier  
119 frequency  $f_c$  and therefore no harmonics occur at  $f_c$  for APODSVPWM.

120 From Fig. 18, it is observed that the PSCPWM strategy leads to the cancellation of all carrier and associated  
121 sideband harmonics up to  $2N$ th carrier group.

122 For APOD and POD, no harmonic exists at pulse number  $P$  due to odd symmetry of their PWM wave forms.  
123 For PD, the wave forms is asymmetric and the harmonic at  $P$  is relatively high only for single phase, but for  
124 three phase the triplen harmonics of voltage will be eliminated, thus harmonics at  $P$  is eliminated if  $P$  is chosen  
125 as a multiple of three. So PD is more convenient due to very little values of other harmonics.

126 It is observed that the total harmonic distortion is less in PDSVPWM technique with comparison to other  
127 SVPWM techniques and all other SPWM techniques. Table 1 shows the Line voltage harmonic comparison of an  
128 eleven level cascaded multilevel inverter connected to RL and Induction motor loads for all the PWM techniques.  
129 It is observed from the table that PDSVPWM technique generates fewer harmonic with respect to all other  
130 methods.

131 In this simulation the induction motor used is shows Induction Motor torque waveform for the Space Vector  
132 PWM technique PODSVPWM and Fig. 27 shows Induction Motor torque waveform for the Space Vector PWM  
133 technique APODSVPWM. Here the load torque is varied from 0 to 10 at 1 sec. It is observed that the motor torque  
134 reaches to steady state quickly by using various modified SVPWM techniques. involve region identification, sector  
135 identification or look up tables for switching vector determination required in conventional SVPWM technique.  
136 Simulation studies have been carried out on Cascaded multilevel inverter fed Induction motor and RL load for  
137 different PWM techniques. It is observed that Modified SVPWM technique has given better torque and speed  
138 performance of the motor, and it is also noticed that one of the modified SVPWM techniques is PDSVPWM  
139 technique which produces less harmonic distortion with respect to all other PWM techniques.

140 V. Acknowledgment

1 2

---


<sup>1</sup>© 20 15 Global Journals Inc. (US)

<sup>2</sup>© 2015 Global Journals Inc. (US)



1

Figure 1: Fig. 1 :



3

Figure 2: Fig. 3 :




Figure 3:





Figure 4:



4

Figure 5: Fig. 4 :




Figure 6:






Figure 7: T




5

Figure 8: Fig. 5 :




78

Figure 9: Fig. 7 :Fig. 8 :




9

Figure 10: Fig. 9 :




10

Figure 11: Fig. 10 :




11

Figure 12: Fig. 11 :




12

Figure 13: Fig. 12 :



13

Figure 14: Fig. 13 :



14

Figure 15: Fig. 14 :




Figure 16: Fig. 15 :




Figure 17: Fig. 16 :






Figure 18: Fig. 17 :Fig. 18 :




19

Figure 19: Fig. 19 :




15

Figure 20: 1 . 5




20

Figure 21: Fig. 20 :




21

Figure 22: Fig. 21 :




22

Figure 23: Fig. 22 :




23

Figure 24: Fig. 23 :




24

Figure 25: Fig. 24




24

Figure 26: Fig. 24 :




25

Figure 27: Fig. 25 :




26

Figure 28: Fig. 26 :




27

Figure 29: Fig. 27 :




28

Figure 30: Fig. 28




28

Figure 31: Fig. 28 :




29

Figure 32: Fig. 29 :




30

Figure 33: Fig. 30 :



31

Figure 34: Fig. 31 :



32

Figure 35: Fig. 32 shows

1

S.No	Type of PWM	% THD	Magnitude of Fundamental
I. SPWM With RL Load			
1	PDSPWM	6.79	865.7
2	APODSPWM	8.57	864.7
3	PODSPWM	9.36	860.7
4	PSCSPWM	10.81	692.5
II. Modified SVPWM with RL load			
1	PDSVPWM	5.51	999.4
2	PSCSVPWM	7.31	998.6
3	APODSVPWM	8.51	1005
4	PODSVPWM	8.85	996.4
III. SPWM With IM load			
1	PDSPWM	6.76	865.2
2	PSCSPWM	10.83	693
3	APODSPWM	8.46	868.6
4	PODSPWM	9.99	869.8
IV. Modified SVPWM with IM load			
1	PDSVPWM	5.24	1000
2	PSCSVPWM	7.15	999.9
3	APODSVPWM	8.87	995.8
4	PODSVPWM	8.80	996.7

Figure 36: Table 1 :



141 We thank the University Grants Commission (UGC), New Delhi, for providing support to carryout research  
 142 on Multilevel Inverters under the Major research project.

## 143 .1 VI. Future Scope

144 This modified SVPWM technique does not involve region identification, sector identification or look up tables for  
 145 switching vector determination as are required in the conventional multilevel SVPWM technique, and reduces the  
 146 computation time compared to the conventional space vector PWM technique. The hardware implementation  
 147 with this SVPWM technique will also be easily possible for higher levels.

148 [Celanovic and Boroyevic (1999)] ‘A fast space vector modulation algorithm for multilevel three-phase convert-  
 149 ers’. N Celanovic , D Boroyevic . *Conf. Rec. IEEE-IAS Annu. Meeting, Phoenix*, Oct. 1999. 2 p. .

150 [Lee (1998)] ‘A novel over modulation technique for space vector PWM inverters’. D Lee , Lee . *IEEE Trans.*  
 151 *Power Electron* Nov. 1998. 13 (6) p. .

152 [Van Der Broeck and Stanke ()] ‘Analysis and realization of a pulsewidth modulator based on voltage space  
 153 vectors’. Skudelny H C Van Der Broeck , G Stanke . *IEEE Trans. Ind. Appl* 1988. 24 (1) p. .

154 [Ch et al. (2014)] ‘Cascaded H-bridge Multi Level Inverter using new phase shifted carrier pulse width modula-  
 155 tion technique’. Ch , P Reddy , M Kumar , Sushama . *IJAREEIE* December 2014. 3 (12) p. .

156 [Kumar] *Direct Torque Control of Induction Motor Using Imaginary switching Times with*, Arbind Kumar . p. .

157 [Boys and Handley (1990)] ‘Harmonic analysis of space vector modulated PWM waveforms’. J T Boys , P  
 158 Handley . *IEEE Proc. Elec. Power. Appl* Jul. 1990. 137 (4) p. .

159 [Reddy (2006)] ‘New Space vector based hybrid PWM technique for AC drives without angle estimation to  
 160 reduce current ripple’. T , Brahmananda Reddy . *PCEA-IFTToMM international conference*, (PICA; Nagpur,  
 161 India) 2006. July 11-14, 2006.

162 [Naderi and Rahmati (2008)] ‘Phase shifted carrier PWM technique for general cascaded inverters’. R Naderi ,  
 163 A Rahmati . *IEEE Trans. Power Electron* May 2008. 23 (3) p. .

164 [Holtz (1992)] ‘Pulsewidth modulation-a survey’. J Holtz . *IEEE Trans. Ind. Electron* Oct 1992. 39 (5) p. .

165 [Zhou (2002)] ‘Relationship between space-vector modulation and three-phase carrierbased PWM: A compre-  
 166 hensive analysis’. Wang K Zhou . *IEEE Trans..Ind. Electron* Feb. 2002. 49 (1) p. .

167 [Reddy (2006)] ‘Space vector based bus-clamping PWM strategies for direct torque controlled induction motor  
 168 drive without sector and angle estimation using imaginary switching times: A comparative study’. T ,  
 169 Brahmananda Reddy . *PCEA-IFTToMM international conference*, (PICA; Nagpur, India) 2006. July 11-14,  
 170 2006.

171 [switching sequences: A Comparative study” the 30th Annual Conference of the IEEE IES ()] & 0-1-2. *switch-*  
 172 *ing sequences: A Comparative study” the 30th Annual Conference of the IEEE IES*, November 2-6, 2004. p.  
 173 .

174 [Holmes ()] ‘The general relationship between regular sampled pulse width modulation and space vector  
 175 modulation for hard switched converters’. D Holmes . *Conf. Rec. IEEE Ind. Appl. Society Annual Meeting*,  
 176 1992. 1 p. .

177 [Chung et al. (1998)] ‘Unified Voltage Modulation Technique for Real-Time Three-Phase Power Conversion’.  
 178 Dae-Woong Chung , Joohn-Shoek Kim , Seung-Ki Sul . *IEEE Trans. Ind. Appl* March/April, 1998. 34 (2) p.  
 179 .