



Modified Modulation Techniques for Cascaded Multilevel Inverter Fed Induction Motor Drive

By Ch. Lokeshwar Reddy, P. Satish Kumar & M. Sushama

University College of Engineering, India

Abstract- This paper presents modified Space Vector Pulse Width Modulation (SVPWM) techniques for Cascaded Multilevel Inverter. In the proposed SVPWM technique the reference signals are generated by adding offset voltage to the reference phase voltages. This SVPWM technique does not involve region identification, sector identification or look up tables for switching vector determination as are required in the conventional multilevel SVPWM technique. It also reduces the computation time compared to the conventional space vector PWM technique. The modulation signals are generated by comparing the reference phase voltages with triangular carrier signals. Cascaded multilevel inverter fed with Induction Motor and RL load is simulated for various carrier PWM techniques like PDPWM, PODPWM, APDPWM and PSCPWM. The simulation results are analysed and compared. Among the various modulation techniques, PDPWM is the most efficient one and has better spectral performance and better induction motor performance.

Keywords: cascaded multilevel inverter, SVPWM, offset voltage.

GJRE-F Classification: FOR Code: 290903p



Strictly as per the compliance and regulations of:



Modified Modulation Techniques for Cascaded Multilevel Inverter Fed Induction Motor Drive

Ch. Lokeshwar Reddy ^α, P. Satish Kumar ^σ & M. Sushama ^ρ

Abstract- This paper presents modified Space Vector Pulse Width Modulation (SVPWM) techniques for Cascaded Multilevel Inverter. In the proposed SVPWM technique the reference signals are generated by adding offset voltage to the reference phase voltages. This SVPWM technique does not involve region identification, sector identification or look up tables for switching vector determination as are required in the conventional multilevel SVPWM technique. It is also reduces the computation time compared to the conventional space vector PWM technique. The modulation signals are generated by comparing the reference phase voltages with triangular carrier signals. Cascaded multilevel inverter fed with Induction Motor and RL load is simulated for various carrier PWM techniques like PDPWM, PODPWM, APODPWM and PSCPWM. The simulation results are analysed and compared. Among the various modulation techniques, PDPWM is the most efficient one and has better spectral performance and better induction motor performance.

Keywords: cascaded multilevel inverter, SVPWM, offset voltage.

I. INTRODUCTION

Many different PWM methods are available to achieve these aims: wide linear modulation range, reduced switching loss, lesser total harmonic distortion in the spectrum of switching waveform, easy implementation, less memory space and computation time on implementing digital processors. The most widely used PWM schemes for Multi-level inverters are the carrier based PWM (sine-triangle PWM or SPWM) and space vector based PWM. These modulation techniques have been studied extensively and compared for the performance parameters for two level inverters [1,2].

The SPWM techniques are more flexible and simple to implement, but the maximum peak of the fundamental component in the output voltage is limited to 50% of the DC link voltage and the extension of the SPWM techniques into over-modulation range is difficult [2].

Author ^α: Department of EEE, CVR college of Engineering, Ibrahimpatnam, Hyderabad, Telangana, India.
e-mail: reddy.lokeshwar@gmail.com

Author ^σ: Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad, India
e-mail: satish_8020@yahoo.co.in

Author ^ρ: Department of EEE, JNTU College of Engineering, Hyderabad, India. e-mail: m73sushama@yahoo.com

The SVPWM technique presented for multi-level inverters can also work in the over-modulation range. The SVPWM technique gives more fundamental voltage and better harmonic performance compared with SPWM technique [3-5]. The maximum peak of the fundamental component in the output voltage obtained with space vector pulse width modulation is 15% more than with the sine-triangle modulation technique [2,3]. But the conventional space vector PWM technique requires sector identification and look-up tables to determine the timings for various switching vectors of the inverter in all the sectors [3,4]. This makes the implementation of the SVPWM technique is complicated.

Based on the arrangement of carrier waves, the PWM techniques can be classified as Phase Disposition (PD), Phase Opposition Disposition (POD), Alternative Phase Opposition Disposition (APOD), Phase Shifted Carrier PWM (PSCPWM). PD, POD and APOD are level shifted carrier PWM methods whereas; PSCPWM is the phase shifted carrier method.

This paper focuses on different control strategies and suitable modulation strategy is selected based on the outputs obtained through the simulations for cascaded multi-level inverters.

a) Phase Disposition (PD)

This technique requires (m-1) carrier waveforms for an m-level phase waveform. All the carriers are in same phase and level shifted equally. The Fig. 1 shows the arrangement of carriers for eleven level cascaded multilevel inverter. The ten carrier signals with same phase but level shifted equally are compared with reference signal.




Fig.1 : Arrangement of carriers for PD Technique.

b) Phase Opposition Disposition (POD)

This technique requires $(m-1)$ carrier waveforms for an m -level phase waveform. Half of the carrier waveforms above and below are in phase, but there is 180° phase shift between the above and below half as shown in Fig. 2. The significant harmonics are located around the carrier frequency f_c for both the phase and line voltage waveforms.




Fig. 2 : Arrangement of carriers for POD Technique.

c) Alternative Phase Opposition Disposition (APOD)

This technique requires $(m-1)$ carrier waveforms for an m -level phase waveform. The carriers are phase displaced each other by 180° alternatively as shown in Fig. 3. The most significant harmonics are centered as sidebands around the carrier frequency f_c and therefore no harmonics occur at f_c .




Fig. 3 : Arrangement of carriers for APOD Technique.

d) Phase Shifted Carrier (PSCPWM)

In this technique all the carriers are phase shifted by an angle $360^\circ/N$ (where N is number of single phase inverter cells used in a phase leg). This strategy leads to the cancellation of all carrier and associated sideband harmonics up to $2N$ th carrier group [6]. Fig. 4 shows the arrangement of carriers for an eleven level cascaded multilevel inverter.




Fig. 4 : Arrangement of carriers for PSC PWM Technique.

For APOD, the first set of sideband harmonics is centered about the carrier frequency, while for PSCPWM the first set of sideband harmonics is centered about the $2N$ th multiple of carrier frequency, where N is the number of h-bridges in each cascaded inverter phase leg [7]. The total number of switch transitions for PSCPWM is exactly $2N$ times the number of switch transitions for APOD.

II. MODIFIED SVPWM

The conventional SVPWM for multilevel inverters involves mapping of the outer sectors to an inner sub hexagon sector, to determine the switching time duration, for various inverter vectors. Then the switching inverter vectors corresponding to the actual sector are switched, for the time durations calculated from the mapped inner sectors. It is obvious that such a scheme, in multilevel inverters will be very complex, as large number of sectors and inverter vectors are involved. This will also considerably increase the computation time for real time implementation.

A carrier based PWM scheme has been presented [8], where sinusoidal references are added with a proper offset voltage before being compared with carriers, to achieve the performance of a SVPWM. The offset voltage computation is based on a modulus function depending on the DC link voltage, number of levels and the phase voltage amplitudes.

A modulation scheme is presented where a common mode voltage of suitable magnitude is added to the reference phase voltage throughout the duration [4,5]. A modulation technique is presented in [7], where a fixed common mode voltage is added to the reference phase voltage throughout the modulation range. It has shown [9] that this common mode addition will not result in a SVPWM like performance, as it will not centre the middle inverter vectors in a sampling interval. The common mode voltage to be added in the reference phase voltages, to achieve SVPWM like performance is a function of the modulation index for multilevel inverters [9]. A simplified method, to determine the correct offset times for centering the time durations of the middle inverter vectors, in a sampling interval is presented [10].

To obtain the maximum possible peak amplitude of the fundamental phase voltage in linear modulation, the procedure for this is given in [11-13] an offset time, T_{offset} , is added to the reference phase voltages where the magnitude of T_{offset} is given by

$$T_a = \frac{V_a * T_s}{V_{dc}} \quad (1)$$

$$T_b = \frac{V_b * T_s}{V_{dc}} \quad (2)$$

$$T_c = \frac{V_c * T_s}{V_{dc}} \quad (3)$$

T_a , T_b and T_c are the imaginary switching time periods proportional to the instantaneous values of the reference phase voltages

$$T_{offset} = \left[\frac{T_0}{2} - T_{min} \right] \quad (4)$$

$$T_0 = [T_s - T_{effect}] \quad (5)$$

$$T_{effect} = T_{max} - T_{min} \quad (6)$$

T_{max} = Maximum magnitude of the three sampled reference phase voltages, in a sampling interval.

T_{min} = Minimum magnitude of the three sampled reference phase voltages, in a sampling interval.

The addition of offset voltage to the reference phase voltages results in the active inverter switching vectors being centered in a sampling interval, making the SPWM technique equivalent to the SVPWM technique. Fig. 5 shows the generated reference signals for the proposed technique.




Fig.5 : Generation of Reference Phase Voltages.

This proposed SVPWM signal generation does not involve region identification, sector identification or look up tables for switching vector determination required in the conventional multilevel SVPWM technique. This scheme is computationally efficient when compared to conventional multilevel SVPWM scheme.

III. SIMULATION RESULTS AND COMPARISON




Fig.6 : Cascaded 11 level Multilevel Inverter.

An eleven level cascaded multilevel inverter fed with Induction motor shown in Fig. 6 and for RL load is simulated. The carrier frequency f_c is 1 kHz. The modulating pulses are generated by the comparing the reference wave with the triangular waves. For m level cascaded multilevel inverter $m-1$ carrier waves required.

It is simulated for different carrier modulating techniques PDPWM, PODPWM, APDPWM and PSCPWM. Fig. 7 shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter by using PDSVPWM. Fig. 8 shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter by using PODSVPWM. Fig. 9 shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter by using APDSVPWM and Fig. 10 shows the generation of PWM pulses for Eleven Level Cascaded Multilevel Inverter by using PSCSVPWM. Here reference wave is generated by modified SVPWM technique.




Fig.7 : Generation of PWM pulses by PDSVPWM.




Fig.8 : Generation of PWM pulses by PODSVPWM.




Fig.9 : Generation PWM pulses by APODSVPWM.




Fig.10 : Generation PWM pulses by PSCSVPWM for half cycle.

Fig. 11 shows the harmonic spectrum of line voltage for PSCSPWM. Fig. 12 shows the harmonic spectrum of line voltage for PDSPWM. Fig. 13 shows the harmonic spectrum of line voltage for PODSPWM and Fig. 14 shows the harmonic spectrum of line voltage for APODSPWM. It is observed that PDSPWM technique produces fewer harmonic with respect to other techniques.




Fig.11 : Frequency Spectrum of 11level CMLI with PSCSPWM.




Fig.12 : Frequency Spectrum of 11level CMLI with PDSPWM.




Fig.13 : Frequency Spectrum of 11level CMLI with PODSPWM.




Fig.14 : Frequency Spectrum of 11level CMLI with APODSPWM.

Fig. 15 shows harmonic spectrum of line voltage for an eleven level Cascaded Multilevel Inverter by using PDSVPWM technique. Fig. 16 shows harmonic spectrum of line voltage for an eleven level Cascaded Multilevel Inverter by using PODSVPWM technique. Fig. 17 shows harmonic spectrum of line voltage for an eleven level Cascaded Multilevel Inverter by using APODSVPWM technique and Fig. 18 shows harmonic spectrum of line voltage for an eleven level Cascaded Multilevel Inverter by using PSCSVPWM technique.

From Fig. 16, it is observed that the significant harmonics are located around the carrier frequency f_c for the line voltage waveform in PODSVPWM.

From Fig. 17, it is observed that the most significant harmonics are centered as sidebands around the carrier frequency f_c and therefore no harmonics occur at f_c for APODSVPWM.

From Fig. 18, it is observed that the PSCPWM strategy leads to the cancellation of all carrier and

associated sideband harmonics up to $2N$ th carrier group.

For APOD and POD, no harmonic exists at pulse number P due to odd symmetry of their PWM wave forms. For PD, the wave forms is asymmetric and the harmonic at P is relatively high only for single phase, but for three phase the triplen harmonics of voltage will be eliminated, thus harmonics at P is eliminated if P is chosen as a multiple of three. So PD is more convenient due to very little values of other harmonics.

It is observed that the total harmonic distortion is less in PDSVPWM technique with comparison to other SVPWM techniques and all other SPWM techniques.




Fig.15 : Frequency Spectrum of CMLI with PDSVPWM.




Fig.16 : Frequency Spectrum of CMLI with PODSVPWM.




Fig.17 : Frequency Spectrum of 11level CMLI with APODSVPWM.




Fig.18 : Frequency Spectrum of CMLI with PSCSVPWM.




Fig.19 : Line Voltage for 11level Inverter.

Table 1 : Comparison Between Different PWM Techniques.

S.No	Type of PWM	% THD	Magnitude of Fundamental
I. SPWM With RL Load			
1	PDSPWM	6.79	865.7
2	APODSPWM	8.57	864.7
3	PODSPWM	9.36	860.7
4	PSCSPWM	10.81	692.5
II. Modified SVPWM with RL load			
1	PDSVPWM	5.51	999.4
2	PSCSVPWM	7.31	998.6
3	APODSVPWM	8.51	1005
4	PODSVPWM	8.85	996.4
III. SPWM With IM load			
1	PDSPWM	6.76	865.2
2	PSCSPWM	10.83	693
3	APODSPWM	8.46	868.6
4	PODSPWM	9.99	869.8
IV. Modified SVPWM with IM load			
1	PDSVPWM	5.24	1000
2	PSCSVPWM	7.15	999.9
3	APODSVPWM	8.87	995.8
4	PODSVPWM	8.80	996.7

Table 1 shows the Line voltage harmonic comparison of an eleven level cascaded multilevel inverter connected to RL and Induction motor loads for all the PWM techniques. It is observed from the table that PDSVPWM technique generates fewer harmonic with respect to all other methods.

In this simulation the induction motor used is 1.5 Kw, 1500rpm, 4-pole, 3-phase induction motor having the following parameters:

$R_r = 7.55\Omega$, $R_s = 7.83\Omega$, $L_m = 0.4535H$, $L_s = 0.4751H$,

$L_r = 0.4751H$, $J = 0.06 \text{ Kg.m}^2$ and $B = 0.01 \text{ N.m.sec/rad}$.

Fig. 19 shows the line voltage output for cascaded multilevel inverter. Fig. 20 shows Induction Motor torque waveform for the Sinusoidal PWM technique PSCSPWM. Fig. 21 shows Induction Motor torque waveform for the Sinusoidal PWM technique PDSPWM. Fig. 22 shows Induction Motor torque waveform for the Sinusoidal PWM technique PODSPWM.

and Fig. 23 shows Induction Motor torque waveform for the Sinusoidal PWM technique APDSPWM technique. In this simulation the load torque is varied from 0 to 10 at 1sec. It is observed that the torque reaches to steady state faster in PDSPWM technique, but PODSPWM and APDSPWM techniques gives almost similar response. The PSCSPWM technique takes more time to reach motor torques to steady state.




Fig.20 : Motor Torque for PSCSPWM technique.




Fig.21 : Motor Torque for PDSPWM technique.




Fig.22 : Motor Torque for PODSPWM technique.




Fig.23 : Motor Torque for APDSPWM technique.

Fig. 24 shows Induction Motor torque waveform for the Space Vector PWM technique PSCSVPWM. Fig. 25 shows Induction Motor torque waveform for the Space Vector PWM technique PDSVPWM. Fig. 26

shows Induction Motor torque waveform for the Space Vector PWM technique PODSVPWM and Fig. 27 shows Induction Motor torque waveform for the Space Vector PWM technique APDSVPWM. Here the load torque is varied from 0 to 10 at 1 sec. It is observed that the motor torque reaches to steady state quickly by using various modified SVPWM techniques.




Fig.24 : Motor Torque for PSCSVPWM technique.




Fig.25 : Motor Torque for PDSVPWM technique.




Fig.26 : Motor Torque for PODSVPWM Technique.




Fig.27 : Motor Torque for APDSVPWM technique.

Fig. 28 shows Induction Motor speed waveform for the Sinusoidal PWM technique PSCSPWM. Fig. 29 shows Induction Motor speed waveform for the Sinusoidal PWM technique PDSPWM. Fig. 30 Induction Motor speed waveform for the Sinusoidal PWM

technique PODSPWM and Fig. 31 shows Induction Motor speed waveform for the Sinusoidal PWM technique APODSPWM. Here the load torque is varied from 0 to 10 at 1 sec.




Fig.28 : Motor Speed for PSCSPWM technique.




Fig.29 : Motor Speed for PDSPWM technique.




Fig.30 : Motor Speed for PODSPWM technique.




Fig.31 : Motor Speed for APODSPWM technique.

Fig. 32 shows Induction Motor speed waveform for the Space Vector PWM technique PSCSVPWM. Fig. 33 shows Induction Motor speed waveform for the Space Vector PWM technique PDSVPWM. Fig. 34 shows Induction Motor speed waveform for the Space Vector PWM technique PODSVPWM and Fig. 35 shows Induction Motor speed waveform for the Space Vector

PWM technique APODSVPWM. Here the load torque is varied from 0 to 10 at 1 sec. It is observed that speed reaches to steady state quickly in modified SVPWM technique.




Fig.32 : Motor Speed for PSCSVPWM technique.




Fig.33 : Motor Speed for PDSVPWM technique.




Fig.34 : Motor Speed for PODSVPWM technique.




Fig.35 : Motor Speed for APODSVPWM technique.

IV. CONCLUSION

The reference signals are generated by using modified SVPWM techniques. This method does not

involve region identification, sector identification or look up tables for switching vector determination required in conventional SVPWM technique. Simulation studies have been carried out on Cascaded multilevel inverter fed Induction motor and RL load for different PWM techniques. It is observed that Modified SVPWM technique has given better torque and speed performance of the motor, and it is also noticed that one of the modified SVPWM techniques is PDSVPWM technique which produces less harmonic distortion with respect to all other PWM techniques.

V. ACKNOWLEDGMENT

We thank the University Grants Commission (UGC), New Delhi, for providing support to carryout research on Multilevel Inverters under the Major research project.

VI. FUTURE SCOPE

This modified SVPWM technique does not involve region identification, sector identification or look up tables for switching vector determination as are required in the conventional multilevel SVPWM technique, and reduces the computation time compared to the conventional space vector PWM technique. The hardware implementation with this SVPWM technique will also be easily possible for higher levels.

REFERENCES RÉFÉRENCES REFERENCIAS

- Holtz J, "Pulsewidth modulation- a survey", IEEE Trans. Ind. Electron., vol. 39,no. 5,pp. 410-420, Oct 1992.
- Zhou. K and Wang. D, "Relationship between space-vector modulation and three-phase carrier-based PWM: A comprehensive analysis", IEEE Trans..Ind. Electron., vol. 49,no. 1,pp. 186-196, Feb. 2002.
- Van der Broeck, Skudelny. H. C. , and Stanke, G. V, " Analysis and realization of a pulsewidth modulator based on voltage space vectors", IEEE Trans. Ind. Appl., vol. 24, no. 1, pp. 142-150, 1988.
- Boys, J. T., and Handley, P. G "Harmonic analysis of space vector modulated PWM waveforms", IEEE Proc. Elec. Power. Appl., vol. 137, no. 4, pp. 197-204, Jul. 1990.
- Holmes, D. G "The general relationship between regular sampled pulse width modulation and space vector modulation for hard switched converters", Conf. Rec. IEEE Ind. Appl. Society Annual Meeting, vol. 1, pp. 1002-1009, 1992.
- Ch. Lokeshwar Reddy, P. Satish Kumar and M. Sushama, " Cascaded H-bridge Multi Level Inverter using new phase shifted carrier pulse width modulation technique" , IJAREEIE, vol. 3, no. 12, pp. 14001-14008, December 2014.
- R. Naderi and A. Rahmati, "Phase shifted carrier PWM technique for general cascaded inverters," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1257-1269, May 2008.
- N. Celanovic and D. Boroyevic, "A fast space vector modulation algorithm for multilevel three-phase converters", Conf. Rec. IEEE-IAS Annu. Meeting, Phoenix, vol. 2, pp. 1173-1177, Oct. 1999.
- Lee, D., and Lee. G. "A novel over modulation technique for space vector PWM inverters ", IEEE Trans. Power Electron., vol. 13, no. 6, pp. 1144-1151. Nov. 1998.
- Dae-Woong Chung, Joohn-Shoek Kim, Seung-Ki Sul, " Unified Voltage Modulation Technique for Real- Time Three-Phase Power Conversion" IEEE Trans. Ind. Appl, vol. 34, no. 2 pp. 374-380, March/April, 1998.
- Arbind Kumar, "Direct Torque Control of Induction Motor Using Imaginary switching Times with 0-1-2-7 & 0-1-2 switching sequences: A Comparative study" the 30th Annual Conference of the IEEE IES, pp. 1492-1497, November 2-6, 2004.
- T. Brahmananda Reddy et.al, " Space vector based bus-clamping PWM strategies for direct torque controlled induction motor drive without sector and angle estimation using imaginary switching times: A comparative study", PCEA-IFTOMM international conference, PICA 2006, Nagpur, India, July 11-14, 2006.
- T. Brahmananda Reddy et.al, " New Space vector based hybrid PWM technique for AC drives without angle estimation to reduce current ripple", PCEA-IFTOMM international conference, PICA 2006, Nagpur, India, July 11-14, 2006.