Area Efficient Layout Design of Multiply Complements Logic (MCL) Gate using QCA Technology

By Syeda Sharmin Islam, Sharmin Farzana & Ali Newaz Bahar
Mawlana Bhashani Science and Technology University, Bangladesh

Abstract- Quantum dot Cellular Automata (QCA) is one of now popular technology for its highly scalable feature and ultra low power consumption that made its one of the promising alternatives to CMOS technology. This paper present a new layout design of Multiply Complements Logic (MCL) gate based on QCA inverter (INV), QCA wire and QCA majority voter (MV) gates. To verify and simulate the proposed gate QCA Designer and Microwindlite tools are employed. The simulation result confirmed the correctness of the proposed circuits and comparison shows the area efficiency of QCA over CMOS technology. This proposed design layout has a promising future in constructing ultra low power exhausting information processing system and can stimulate higher digital applications in QCA.

Keywords: QCA inverter (INV), QCA wire, QCA majority voter (MV) gate, QCA Designer and MICROWIND.

GJRE-J Classification : FOR Code: 291899

© 2014. Syeda Sharmin Islam, Sharmin Farzana & Ali Newaz Bahar. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.
Area Efficient Layout Design of Multiply Complements Logic (MCL) Gate using QCA Technology

Syeda Sharmin Islam α, Sharmin Farzana α & Ali Newaz Bahar ρ

Abstract- Quantum dot Cellular Automata (QCA) is one of now popular technology for its highly scalable feature and ultra low power consumption that made its one of the promising alternatives to CMOS technology. This paper present a new layout design of Multiply Complements Logic (MCL) gate based on QCA inverter (INV), QCA wire and QCA majority voter (MV) gates. To verify and simulate the proposed gate QCA Designer and Microwindlite tools are employed. The simulation result confirmed the correctness of the proposed circuits and comparison shows the area efficiency of QCA over CMOS technology. This proposed design layout has a promising future in constructing ultra low power exhausting information processing system and can stimulate higher digital applications in QCA.

Keywords: QCA inverter (INV), QCA wire, QCA majority voter (MV) gate, QCA Designer and MICROWIND.

I. INTRODUCTION

Nanotechnology provides new possibilities for computing due to the unique properties that arise at such reduced feature sizes. Among this new devices, Quantum-dot Cellular Automata (QCA) [1, 2] relies on new physical phenomena (such as Coulombic interactions), and innovative techniques that radically depart from a CMOS-based model. QCA not only gives a solution at nano-scale, but it also offers a new method of computation and information [3, 4]. Consider the processing features of QCA technology, the basic element is cell that can be used as an information processing unit (perform logical operation), while others (i.e. wires) are used for information transfer and communication. In information processing reversible logic circuit made a great attention in recent years. It is addressed that the reversible logic gates are promising computing paradigm with applications in emerging technologies such as quantum computing, quantum dot cellular automata, optical computing, etc. [5-8]. In Quantum computing we found there are many proposals on Reversible Logic Gate (RLG) design like Feynman Gate [9], Toffili Gate [10], Fredkin Gate [11], NFT Gate [12] but very few of them are being designed in QCA [13, 14].

II. MATERIALS AND METHODS

The QCA cell is the basic building block of QCA. Four quantum dots that consist of a QCA arranged in a square pattern. These quantum-dots are sites in which electrons are able to tunnel between them but cannot leave the cell. The basic cell constructed from four quantum dots with two mobile electrons which can move to different quantum dots by means of electron tunneling. Columbic repulsion will cause the electrons to always occupy diagonally opposite dots. The two stable polarization of electrons \( P = +1.00 \) and \( P = -1.00 \) of a QCA cell represents logic ‘1’ and logic ‘0’ respectively, shown in figure 1.

![Quantum dot and Electron](image)

**Figure 1**: Basic QCA cell and binary encoding (a) polarization=-1 and (b) polarization=+1

a) QCA Wire

QCA wires can be either made up of 90° cells or 45° cells. 45° cells are used for coplanar wire crossings (Figure 2). In case of Inverter, if place two cells at 45° with respect to each other they interact inversely. An array of QCA cells acts as a wire and is able to transmit information from one end to another, i.e., all the cells in the wire will switch their polarizations to follow that of the input or driver cell.

![QCA Wire](image)

(a)
b) **QCA Inverter**

QCA Inverter returns the opposite value of input value. This inverter is made of eight cell or four QCA wires. The input polarization is split into two polarizations and in the end, two wires join and make the reverse polarization shown in figure 3.

![QCA Inverter Diagram](image)

**Figure 3 : QCA inverter**


c) **Majority Voter**

Majority Voter [15] (MV) is described as logic function MV (A, B, C) = AB + BC + CA. MV can be realized by 5 QCA cells, as shown in Figure 4 (a). Using QCA majority voter two basic gates “AND” and “OR” can be implemented by setting one of the input fixed to 0 or 1 value. Figure 4 (b) Shows when C=0 then Output is AB that indicates the AND operation and when C=1 then Output is A+B that means OR operation shown in figure 4(c).

![Majority Voter Diagram](image)

**Figure 4 : (a) Majority Voter Gate (b) perform AND operation (c=0) and (c) OR operation (c=1)**


### III. Mcl Gate

In this section describe the $3 \times 3$ MCL (Multiply Complements Logic) Gate. Reversible Logic gate is defined as input vector and output vector must be with one to one correspondences. The MCL gate maps the inputs A, B, C to $P=(B+C)'$, $Q=(A+B)'$, $R=A$. Table 1 represents the truth table of this gate and figure 5 shows the QCA block diagram of MCL gate.

![MCL Gate Diagram](image)

**Table 1 : Truth Table of the MCL gate**

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>P=B'+C'</th>
<th>Q=AB'</th>
<th>R=A</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
### Characterization of MCL Gate

As MCL gate is a reversible gate so it has equal number of inputs A, B, C and outputs P, Q, R. QCA block diagram of MCL gate shows that two majority gates and four not gates are used to perform logical operation. Output P obtained from the AND operation of B NOT and C NOT. Output Q obtained from the AND operation of A NOT and B NOT. Output R obtained from the input A.

### Simulated Design Layout Of MCL Gate In QCA And CMOS

#### i. QCA simulation

QCA Designer [16, 17] is the product of an ongoing effort to create a rapid and accurate simulation and layout tools for quantum-dot cellular automata (QCA). Figure 6 shows the simulated gate design of MCL gate, where A, B, C and P, Q, R are the input and output cell respectively.

**Figure 6**: Simulation of MCL Gate using QCA Designer

In figure 7, the simulated input output waveforms of MCL gate using QCA Designer is shown. In the output P has pass-through two clock zone, it indicates that P has a time delay of 0.5 (clock cycle) and on the other Q and R has no time delay. In figure 7 circle indicate the time delay in the output signal.

**Figure 7**: Simulated input output waveforms of MCL gate with 0.5 clock cycle delay

#### ii. CMOS simulation

For design and simulation the MCL gate in CMOS we used PC tools MICROWIND [18]. This tool is very user-friendly to design and find out the covered area of any logic gate.

**Figure 8**: Simulated gate layout of MCL gate in CMOS

### IV. Result Comparison

In this section show that, designed MCL gate in QCA, how much area efficient than CMOS. Here show the comparisons that have calculated area using QCA Designer and MICROWIND [18]. Table 2 shows the designing parameter Figure 9 shows the covered area comparison between CMOS technology and QCA technology. For this comparison different designing technology are employed in MICROWIND.
Table 2: Designing Summary of MCL gate in QCA and CMOS technology

<table>
<thead>
<tr>
<th>Parameters</th>
<th>MCL Gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of cells</td>
<td>24</td>
</tr>
<tr>
<td>Number of Majority Voter gate</td>
<td>2</td>
</tr>
<tr>
<td>Time delay (clock cycle)</td>
<td>0.5</td>
</tr>
<tr>
<td>Covered area (size) in QCA (µm²)</td>
<td>0.038</td>
</tr>
<tr>
<td>Covered area (size) in CMOS (µm²)</td>
<td>4.5</td>
</tr>
<tr>
<td>Improvement (in times)</td>
<td>118.42 times</td>
</tr>
</tbody>
</table>

Figure 9: Area in different versions of CMOS technology and QCA

V. Conclusions

QCA is one of the emerging nano-technologies in computing paradigm which is capable to design highly saleable logic device also suitable for implementing reversible logic gates. This paper presented an area efficient layout design of Multiply Complements Logic (MCL) gate in QCA which is 118 times smaller in size than 45 nm CMOS technology. The simulation has done using QCA Designer and MICROWIND.

References