Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.* 

1	Design of Low Power 4-Bit CMOS Braun Multiplier based on
2	Threshold Voltage Techniques
3	Dayadi Lakshmaiah <sup>1</sup>
4	<sup>1</sup> CJITS, JANGON, WARNAGAL
5	Received: 9 December 2013 Accepted: 1 January 2014 Published: 15 January 2014

#### 7 Abstract

15

A circuit design for a new Low Power 4-bit Braun Multiplier is presented. The multiplier is implemented by using different Threshold Voltage techniques. Power reduction techniques are proposed for 4-bit Braun Multiplier which is designed by Full Adders. To get Optimum design low threshold voltages are used at critical paths similar way high threshold voltages are used at non critical paths. The design uses CMOS digital circuits in order to reduce the power dissipation while maintaining computational throughput. This architecture is simulated at 90nm Technology with 1.2v power supply. The power dissipation of nearly 46

16 Index terms— braun multiplier, full adder,

#### 17 **1** Introduction

n order to achieve the high speed and low power demand in DSP applications Braun's multiplier are broadly 18 used. The Braun's multiplier is generally called as the Carry Save Array Multiplier. The architecture of a 19 Braun's multiplier consists of AND gates and full adders. The prolific growth in semiconductor device industry 20 has been Indicates to the high performance portable systems with enhanced reliability in data transmission. In 21 order to maintain the high performance fidelity applications, emphasis will be on incorporation of low power 22 modules in future system design [1][2][3][4][5]. The design of such modules power consumption or dissipation 23 in fundamental arithmetic computation units such as adders and multipliers. This implies a need to design low 24 power multipliers towards the development of efficient power & high-performance systems. The selection of the 25 most efficient implemented multiplication has continually challenge DSP system designers [6][7]. Every system 26 designer offers a wide range of tradeoffs in terms of speed, complexity and power consumption. Input sequences 27 to the multiplier can be fed in parallel, serial or a hybrid (parallel serial) this proposal approaches gives high 28 processing speed. Usually Parallel multipliers are adopted at the expense of high area complexity. 29

## 30 2 Multiple

parallel multiplications Algorithms (architectures) [8] have been proposed to reduce the chip area increase the speed of the multipliers' and reduce the power dissipation using various techniques. Several of these techniques reduce the power dissipation by eliminating spurious transitions in the circuit [9,11]. The architecture is simulated with the cadence micro wind software. As shown in the above Table 1. The proposed work of the MOS transistors with normal threshold voltage was used at critical path. It is observed that 4-bit Braun multiplier using proposed Work4 Power Delay Product 119 femito (10 -15), with Reference paper [11], it is observed that 46% of power Delay Product has been reduced.

#### 38 **3 II.**

### <sup>39</sup> 4 Proposed Work

40 () () in in Sum A B C A B C = ? + ? (1) () () out in C A B C A B A = ? + ?(2)

As shown in the above Table .2. The proposed work of the MOS transistors with low threshold voltage was used at critical path. It is observed that 4-bit Braun multiplier using proposed Work2 we got Power Delay Product 111 femito (10 -15 ), but comparatively to the Reference paper [11], it is 51% of power Delay Product has been reduced.

As shown in the above Table .3. The proposed work of the MOS transistors with high threshold voltage was used at critical path. It is observed that 4-bit Braun multiplier using proposed Work1 Power Delay Product 120 femito (10-15), with Reference paper [11], it is observed that 47% of power Delay Product has been reduced. As shown in the above Table

# 49 5 Conclusion

 $_{\rm 50}$   $\,$  The present paper demonstrated the improvement in parameters v/s, Area, power, and delay with reduction in

<sup>51</sup> number of transistors to implement Full adder circuits. The simulations were performed using 90nm Micro wind

52 3 CMOS layout CAD Tool In this paper power consumption & Power Delay Product is calculated the results are 53 optimized power consumption of 46% and Power Delay Product is 56 % still the performance of 4-Bit CMOS



Figure 1: A

54 55 <sup>1</sup>

 $<sup>^{1}</sup>$ © 2014 Global Journals Inc. (US)



Figure 2: Fig. 1 :Fig. 2 : 2 Fig. 3 : 3 Fig. 4 : 4 Fig. 5 :



6

Figure 3: Fig. 6 :



Figure 4:



Figure 5: Figure 7 :





•

4-bit Multiplier	60.055	4.270	256
proposed			
work2			
4-bit Multiplier	25.594	4.695	120
proposed			
work3			
4-bit Multiplier	74.600	6.860	511
proposed			
work4			
4-bit Multiplier	24.524	6.025	147
proposed			
work5			
Proposed 4-bit Braun Multiplier L	low V T (Low Thresho	ld voltage	e) & High V T (High Threshold voltage) 7
Multipliers Proposed	) Power(uw)	delav(ns	) femito(10
1 1 1 1 1 1			

			-15 )
			Power
			Delay
Proposed 4x4 Multipliers 2011 IEEE pa-	$Power(\mu w)$	delay(ns)	Power
per 4-bit Multiplier proposed work1 4-	45.686	5.270	Delay
bit Multiplier proposed work2 2011 IEEE	30.702	4.691	Product
4-bit Reference Multipliers paper 4-bit	25.992	4.277	femito(10
Multiplier proposed work1 4-bit Multi-	45.686	5.270	-15 ) 237
plier proposed work2 4-bit Multiplier pro-	54.302	4.695	144
posed 2011 IEEE paper 4-bit Multiplier	30.089	4.615	111 237
proposed work1 4-bit Multiplier proposed	28.404	4.695	Product
work2 4-bit Multiplier work3 4-bit Multi-	45.686	5.270	femito
plier proposed work4 4-bit Multiplier pro-	24 448	4.270	(10, -15)
posed work5 work5 proposed work3 4-bit	26 743	4 695	254 138
Multiplier proposed work4 proposed 4-bit	64 600	6 435	133 237
Multiplier	25.063	4.785	104 125
Waterprict	20.000	4.000	<i>A</i> 15 110
	21.444	4.330 5 340	136 151
	20.321	1 605	190 101
	29.200	4.095	137
4-bit Multiplier proposed work3 4-bit Mul-	26 194	4 690	122 136
tiplier proposed work4 4-bit Multiplier pro-	28.475	4 785	149
posed work5	29.586	5.055	110
posed works	Braun Multi	inlier High	V T (High Threshold voltage) Table 3
Proposed	Power(uw)	dolay(ng)	Power
Toposed	I Ower(µw)	uelay (115)	Delay
			Delay
4-bit Multipliers			Product
			femito(10
			-15)
2011 IFFF	15 686	5 970	-13 )
	45.000	5.270	231
A hit Maltinling	06 559	4 605	104
4-bit Multiplier	20.005	4.093	124
proposed			
work1			

- [Mutoh (1995)] '1-V Power Supply High-speed Digital Circuit Technology with Multi-threshold-Voltage CMOS'.
  S Mutoh . *IEEE Journal of Solis-State Circuits* August 1995. 30 (8) p. .
- [Liao et al. ()] 'A carry-selectadder optimization technique for high-performance booth-encoded wallace-tree
  multipliers'. M J Liao , C F Su , C Y Chang , A C H Wu . *IEEE International Symposium on Circuits* and Systems ISCAS, 2002. p. .
- [Sung et al. ()] 'A power aware 2-dimensional bypassing multiplier using cellbased design flow'. G N Sung , Y J
  Ciou , C C Wang . *IEEE International Symposium on Circuits and Systems*, 2008.
- [Anitha and Bagyaveereswaran (2011)] 'Braun's Multiplier Implementation using FPGA with Bypassing Techniques'. R Anitha, V Bagyaveereswaran. International Journal of VLSI Design and Communication Systems
  (VLSICS), September, 2011. 2.
- [Lakshmaiah and Subramanyam ()] Dr. k. Satya Prasad design of Low power 1 bit ALU, IJETS, D Lakshmaiah
  , Dr M V Subramanyam . 2014. 6.
- <sup>68</sup> [Muhammad and Rais ()] 'Hardware Implementation of Truncated Multipliers Using Spartan-3AN, Virtex-4 and
  <sup>69</sup> Virtex-5 FPGA Devices'. H Muhammad , Rais . Am. J. Engg. & Applied Sci 2010.
- [Wen et al. ()] 'Low power parallel multiplier with column bypassing'. M C Wen , S J Wang , Y M Lin . IEEE
  International Symposium on Circuits and Systems, 2005.
- [Yan and Chen ()] 'Low-power multiplier design with row and column bypassing'. J T Yan , Z W Chen . IEEE
  International SOC Conference, 2009. p. .
- [Pekmestzi ()] 'Multiplexer-based array 9'. K Z Pekmestzi . Digital Integrated Circuits, J M Rabaey, A
  Chandrakasan, B Nikolic (ed.) 2003. Prentice Hall Publications.
- [Ohban et al.] 'Multiplier energy reduction through Bypassing of partial products'. J Ohban , V G Moshnyaga ,
  K Inoue . *IEEE Asia-Pacific Conference on Circuits and Systems*,
- 78 [Sinha et al. ()] Singh Design and analysis of low power 1-bit full adder cell, Deepa Sinha , Tripti Sharma , K G
- 79 Sharma , ProfB P . 2011. 6.