Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.*

An Efficient Implementation of Digit FIR Filters using Memory ² based Realization

Maloth Santhoshi¹, Mrs. E P Vanetha² and P.Srikanth³

¹ Vardhaman College of Engineering

Received: 11 December 2013 Accepted: 4 January 2014 Published: 15 January 2014

7 Abstract

3

5

⁸ The main contribution of this paper is an exact common sub expression elimination algorithm

⁹ for the optimum sharing of partial terms in multiple constant multiplications

¹⁰ (MCMs).Although many efficient high-level algorithms have been proposed for the realization

of Multiple Constant Multiplications (MCM) using the fewest number of addition and

¹² subtraction operations, they do not consider the low-level implementation issues that directly

¹³ affect the area, delay, and power dissipation of the MCM design. It is found that the proposed

¹⁴ LUT-based multiplier involves comparable area and time complexity for a word size of 8 bits,

¹⁵ but for higher word sizes, it involves significantly less area and less multiplication time than

the canonical-signed-digit (CSD)-based multipliers we have proposed the anti symmetric (A, D, C) is the set of the set

product coding (APC) and odd-multiple-storage (OMS) techniques for lookup-table (LUT)
 design for memory-based multipliers to be used in digital signal processing applications. It

design for memory-based multipliers to be used in digital signal processing applications. It was observed that the proposed algorithm obtains better solutions in terms of area than the

²⁰ algorithms designed for the MCM problem and the optimization of area problem in a

²¹ digit-serial MCM operation at gate-level.

22

Index terms— digital signal processing (DSP), finite impulse response (FIR) filter, multiple constant multiplication, lut-based computing, VLSI design.

²⁵ 1 Introduction

here are many hand-held products that include digital signal processing (DSP), for example, cellular phones and
hearing aids. For this type of portable equipment a long battery life time and low battery weight is desirable.
To obtain this the circuit must have low power consumption. The main issue in this thesis is to minimize the
energy consumption per operation for the arithmetic parts of DSP circuits, such as digital filters. More specific,

 $_{\rm 30}$ $\,$ the focus will be on single and multiple constant multiplication using serial arithmetic.

³¹ 2 a) Fir Filter Design

If the impulse response becomes zero after a finite number of samples it is a finite-length impulse response (FIR)filter.

For a given specification the filter order, N, is usually much higher for an FIR filter than for an IIR filter. However, FIR filters can be guaranteed to be stable and to have a linear phase response, which corresponds to constant group delay.

Different realizations of a fifth-order (five tap) FIR filter. (a) Direct form and (b) transposed direct form. It is not recommended to use recursive algorithms to realize FIR filters because of stability problems. Hence, here

is not recommended to use recursive algorithms to realize FIR filters because of stability problems. Hence, here
all coefficients bk in (1.1) is assumed to be zero. If an impulse is applied at the input each output sample will be

equal to the corresponding coefficient ak, i.e., the impulse response is the same as the coefficients. The transfer

function of an Nth-order FIR filter can then be written as? = ? = N n k k z k h z H) () (T Global Journal of

42 Researches in Engineering () F Volume XIV

⁴³ 3 Issue IX Version I

44 A direct realization for N = 5 is shown in Fig. 1(a). This filter structure is referred to as a direct form FIR filter. 45 If the signal flow graph is transposed the filter structure in Fig. 1.1 (b) is obtained, referred to as transposed 46 direct form [2]. The dashed boxes in Figs. 1 (a) and (b) mark a sum-of-product block and a multiplier block, 47 respectively. In both cases, the part that is not included in the dashed box is referred to as the delay section and 48 the adders in Fig. 1 (b) are called structural adders.

49 4 b) Bit-Serial Multiplier

In bit-serial arithmetic, the numbers are commonly processed with the least significant bit first. In bit-serial 50 addition the two's complement numbers are added sequentially bit-by-bit by a full adder controlled by the clock 51 clk as shown in Fig. 2.a. The full adder produces a sum bit and a carry bit. The carry has to be saved by the D 52 flip-flop in order to be added to the input words on the next higher significant level in the next clock cycle. At the 53 start of the computation, the input carry bit should be cleared, which is controlled by the signal. This circuit is 54 called Carry-Save Adder (CSA) since there is no carry propagation. Hence the circuit can be used at high clock 55 rates compared to parallel adders. The sum will be available after the propagation time of the full adder t add 56 57 0, hence this adder is of latency model order 0. An adder with LM 1 is realized by pipelining with a D flip-flop 58 at the sum output shown in The algorithms designed for the MCM problem can be categorized in two classes: 59 common sub expression elimination (CSE) algorithms [1]- [4] and graph-based (GB) techniques [2]- [4]. The CSE 60 algorithms initially extract all possible sub expressions from the representations of the constants when they are defined under binary, canonical signed digit (CSD) [7], or minimal signed digit (MSD) [8]. Then, they find the 61 "best" sub expression, generally the most common, to be shared among the constant multiplications. The GB 62 methods are not limited to any particular number representation and consider a larger number of alternative 63 implementations of a constant, yielding better solutions than the CSE algorithms. There is a disadvantage by 64 implementing these algorithm the circuit complicity increases. 65

In order to avoid costly multipliers, most prior hardware implementations of digital FIR filters can be divided into two categories: multiplier less based and memory based. Multiplier less-based designs realize MCM with shift-and add operations and share the common sub operations using canonical signed digit (CSD) recoding and common sub expression elimination (CSE) to minimize the Adder cost of MCM.

In [8] and [9], more area savings are achieved by jointly considering the optimization of coefficient quantization 70 71 and CSE. Most multiplier less MCM-based FIR filter designs use the transposed structure to allow for cross-72 coefficient sharing and tend to be faster, particularly when the filter order is large. However, the area of delay elements is larger compared with that of the direct form due to the range expansion of the constant multiplications 73 and the subsequent additions in the SAs. Memory-based FIR designs consist of two types of approaches: lookup 74 table (LUT) methods and distributed arithmetic (DA) methods [4]- [5]. The LUT-based design stores in ROMs 75 odd multiples of the input signal to realize the constant multiplications in MCM [11]. The DA-based approaches 76 recursively accumulate the bit-level partial results for the inner product computation in FIR filtering [4], [5]. 77

The remainder of the paper is organized as follows. In Section II, we have presented the proposed design of Architecture. In Section III, We have described the modules used in the proposed design for LUT Based multiplier in Section IV, Simulation results and FIR filter are evaluated and compared Conclusions are presented in Section V.

82 **5** II.

83 6 Proposed Architecture

A conventional lookup-table (LUT)-based multiplier is shown in Fig. ??, where A is a fixed coefficient, and 84 X is an input word to be multiplied with A. Assuming X to be a positive binary number of word length L, 85 there can be 2 L possible values of X , and accordingly, there can be 2 L possible values of product C = A? X 86 . Therefore, for memory-based Multiplication, an LUT of 2L words, consisting of precomputed product values 87 corresponding to all possible values of X, Memory-based computations examples Inner-product computation using 88 the distributed arithmetic (DA) direct implementation of constant multiplications implementation of fixed and 89 adaptive FIR filters and transforms well-suited for digital filtering and orthogonal. Transformations for digital 90 signal processing and other applications: evaluation of trigonometric functions, sigmoid and other nonlinear 91 function. The disadvantage of DA is filter with N coefficients the LUT has 2 N values. For higher order filter 92 93 LUT size will increase, it required more memory space. The significant work on LUT optimization for memory-94 based multiplication, recently we have presented a new approach to LUT design, where only the odd multiples of 95 the fixed coefficient are required to be stored [9], which we have referred to as the odd-multiple-storage (OMS). 96 The multiplication of any binary word X of size L, with a fixed coefficient A, instead of storing all the 2L possible values of C = A? X, only (2 L/2) words corresponding to the odd multiples of A may be stored in the 97 LUT, while all the even multiples of A could be derived by left-shift operations of one of those odd multiples. 98 Based on the above assumptions, the LUT for the multiplication of an L-bit input with a W-bit coefficient could 99 be designed by the Following strategy. a) A memory unit of [(2?/2) + 1] words of (W+L) -bit width is used to 100

b) A barrel shifter for producing a maximum of (L-1) left shifts is used to derive all the even multiples of A. c) The L-bit input word is mapped to the (L-1) bit address of the LUT by an address encoder, and control bits for the barrel shifter are derived by a control circuit.

III. Modules used in the Proposed Design for lut based Multiplier a) Address Generator and Control Circuit 105 The address generation and control circuit used to produce the address d0d1d2d3. This address is given as 106 the input to LUT component. The address generation circuit is generally used in conjunction with the control 107 circuit which is used to produce the control signals s0and s1. The control signals are used in the subsequent 108 blocks as can be seen from Fig. 3., for the multiplication of any binary word of size L, with a fixed coefficient A, 109 instead of storing all the 2L possible values of $C=A^*X$, only (2L/2) words corresponding to the odd multiples of 110 A may be stored in the LUT, while all the even multiples of A could be derived by left-shift operations of one of 111 those odd multiples. This can be achieved with of one of the modules i.e. Barrel Shifter. 112

¹¹³ 7 b) Barrel Shifter Module

In Table 1, at eight memory locations, the eight odd multiples, $A \times (2i + 1)$, are stored. The even multiples 2A, 4A and 8A are derived by left-shift operations of A. 6A and 12A are derived by left shifting operation of 3A. 10A and 14A are derived by left shifting 5A and 7A, respectively. Three left-shift operations can be produced by a barrel shifter to derive all the multiplier.

¹¹⁸ 8 c) LUT Component Module

The LUT component for multiplication of a 4-bit unsigned input consists of a set of eight odd multiple values of 119 a fixed coefficient, say 4, i.e. 4, 12, 20, 28, and so on. Also, for 8-bit signed input, the LUT component has the 120 121 above values as well as another set of odd multiple stored values such as 196, 200, and so on till 256. As a result, LUT size is considerably reduced. The design of hardware efficient and high throughput FIR filter has become 122 much more demanding. In conventional design, however, the multipliers in the structure require a large portion 123 of chip-area, and accordingly, the delay of the structure is large due to the large time required in multiplication. 124 Multiplier less memory-based techniques [3]- [10] has been widely used in many applications, in recent years, for 125 their high throughput processing and cost-effective structures. 126

127 9 Global

128 Memory based multiplier implementation of multiplications can be performed by using CAD tools computing. In 129 this paper, a new approach to LUT implementation for memory-based multiplication was proposed [11]. Though the approach proposed in [11] is efficient in implementation, the approach can be improved further. For example, 130 131 it is noticed that there was an address encoder and a control circuit in the architecture [11, ??ig. 5], which may 132 increase the chip area. Therefore, if we could improve the memory-based technique, we may get a hardware 133 efficient structure for implementation. In this paper, we aim at presenting a new memory-based technique to replace the conventional direct LUT for hardware-efficient implementation. In FIR filtering, one of the convolving 134 sequences is the input samples while the other is the fixed coefficients of the filter. This behavior of the FIR 135 filter makes it possible for memory-based multiplication realization. It yields faster output compared with the 136 multiplier-based designs because it stores the precomputed results in the memory units, which can be read out 137 and accumulated to obtain the result. This memory based technique has two major features. First, it suits 138 well for any number of input word lengths. And any N number of coefficients can be multiplied and stored in a 139 specified address location and it shows shifting operation of given variables. Second, the whole structure can be 140 decomposed into a number of small units, which can be extended further to obtain a highthroughput structure 141 142 for FIR filter implementation. Multiplication of an 8-bit input with a W-bit fixed coefficient can be performed through a pair of multiplications using a dual-port memory of 8 words (or two single-port memory units) along 143 with a pair of decoders, encoders, NOR cells and barrel shifters as shown in Fig. 5. The shift-adder performs 144 left-shift operation of the output of the barrel-shifter corresponding to more significant half of input by eight 145 bit-locations, and adds that to the output of the other barrel-shifter. 146

The proposed system technique is it multiples the N no. of variables with N no. of coefficient and reduces 147 the memory size and stores it in a specified location by performing the conditional operations of the given code 148 instruction. For an 8-bit input variable in this system initially we have to initiate the input 8-bit input variable 149 and 4-bit filter coefficient. The input variable and filter coefficient multiples and gives the product output. 150 The product output stored address location and shifting operation can be seen in the simulation results. The 151 hardware operation is reduces the partial products, so the area is reduces and the speed or performance of the 152 153 designs increase Similar for a 16-bit variable function it performs same operation. Additionally by using the 154 clock performs of the circuit is having potential for high-throughput and reduced latency implementation Low 155 complexity in the circuit design. A modified hardware-efficient approach for Memory based multiplication is proposed. The proposed approach is less hardware complexity than the existing memory less-based design for 156 multiplication. Then the proposed approach is applied in the FIR filter. Thus it can be readily used as an IP 157 core in a number of environments, especially for those highorder filters. Further work may concern about the 158 more efficient design for multiplication. 159

160 IV. V.

¹⁶¹ 10 Simulations Results

162 11 Conclutions

163 In this paper, we have shown the possibility of using LUT based multipliers to implement the constant

multiplication for DSP applications. It was observed that the proposed algorithm obtains better solutions in terms of area than the algorithms designed for the MCM problem and the optimization of area problem in a

digitserial MCM operation at gate-level. It was also shown that the realization of digit-serial FIR filters under

 167 the shift-adds architectures yields significant area and power reductions when compared to those whose multiplier blocks are implemented using digit-serial constant multipliers. 1



Figure 1: Fig. 1.

168

 $^{^{1}}$ © 2014 Global Journals Inc. (US) An Efficient Implementation of Digit FIR Filters using Memory based Realization







Figure 3: Fig. 2:



Figure 4: Fig. 3 :

e	Value	ana na kanada ka	2us	3 us	and the mark
program_en	1				C.
filter_coeff[3:0]	1001	1010	1000	ж	1001
data_in[7:0]	10101100	11001100	01000000	X	10101100
data_out[12:0]	001100000110	0011111111000	000100000000	00	1000001100
address1[2:0]	001	001	000	X	001
address2[2:0]	010	001	000	X.	010
Iut_data_out1[7:0]	00011011	00011110	00001000	X	00011011
Iut_data_out2[7:0]	00101101	00011110	0000 1000	X	00101101
and_data_out1[7:0]	00011011	00011110	00000000	X	00011011
and_data_out2[7:0]	00101101	00011110	00001000	¥	00101101
shift_data_out1[7:0]	01101100	01111000	00000000	X	01101100
shift_data_out2[7:0]	01011010	01111000	00100000	X	01011010
s[0:1,1:0]	[10,01]	[10,10]	[11, 10]	X	[10,01]
RESETO	1				
RESETI	1				

Figure 5: Fig. 5 :

		1.864533 us			
Name	Value		12 us	3us	4us
🔓 program_en	1			A	
la cik	0				
Te rst	1				
filter_coeff[3:0]	1011	1011	0001	0010	1011
Iut_address[3:0]	1111	1111	0000	0111	0011
data_in[7:0]	10101010	10101010	X 1111111	00011100	11000000
et[15:0,12:0]	[0011101001:	[0011101001110,XXX	[0000011111111,XXXX	[0000000010011,XXXX	[0000000110000,XXXX
address1[2:0]	010	010	111	001	000
address2[2:0]	010	010	111	000	001
Iut_data_out1[15	[00110111, X	[00110111,00000000,	[00001111,00000000,	[00000011,00000000,	[00000001,00000000,
Iut_data_out2[15	[00110111,X	[00110111,0000000,	[00001111,xxxxxxxx,	[00000001,XXXXXXXX,	[00000011,0000000,
and_data_out1[]	[00110111, X	[00110111,00000000,	[00001111,00000000,	[00000011,00000000,	[00000000,00000000,
and_data_out2[]	[00110111,X	(00110111,X000000X,	[00001111,0000000X,	[00000001,x000000x,	[00000011,0000000,
shift_data_out1[[01101110,X	[01101110,00000000,	[00001111,x0000000X,	[00000011,00000000,	[00000000,00000000,
shift_data_out2[[01101110,X	[01101110,00000000,	[00001111,X000000X,	[00000001,00000000,	[00000011,0000000,
▶ 駴 s[0:1,1:0]	[01,01]	[01,01]	[00,00]	[10,00]	[11,10]

Figure 6: Fig. 6 : Fig. 7 :

1

	: Look up table to multiples a 4-bit word word [*] with a constant				
Address	Product	Address	Product		
Word, X	word	Word, X	word		
0000	0	1000	8A		
0001	А	1001	9A		
0010	2A	1010	10A		

Figure 7: Table 1

 $\mathbf{2}$

FIR filter design	No. of slices uti- lization out of 2448	No. of 4 in- put LUT out of 4896	Number of bonded IOBs out of 92
6-bit LUT based	6%	6	28
Proposed			
8-bit memory	3%	3	28
based LUT			
16-bit			
memory	42%	36	39
based LUT			

Figure 8: Table 2 :

- ¹⁶⁹.1 This page is intentionally left blank
- [A Novel Architecture of LUT Design Optimization for DSP Application] A Novel Architecture of LUT Design
 Optimization for DSP Application,
- [Aksoy and Lazzari] Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool" re with
 INESC-ID, Lisbon 1000-029, Portugal (e-mail:levent@algos, L Aksoy, C Lazzari. (inesc id.pt; lazzari@algos.
 pt)
- [Aksoy et al. ()] 'Efficient shift-adds design of digit-serial multiple constant multiplications'. L Aksoy, C Lazzari , E Costa, P Flores, J Monteiro. *Proc. Great Lakes Symp. VLSI*, (Great Lakes Symp. VLSI) 2011. p. .
- [Aksoy et al. (2008)] 'Exact and approximate algorithms for the optimization of area and delay in multiple
 constant multiplications'. L Aksoy , E Costa , P Flores , J Monteiro . *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst* Jun. 2008. 27 (6) p. .
- 180 [Email] 'Hardware Efficient Approach for Memoryless-Based Multiplication and Its Application to FIR Filter'.
- P R Email . jftsa@yahoo.com Jianjun He Institute of Information Science and Engineering Central South
 University, Changsha, P.R. China Jiafeng XieInstitute of Information Science and Engineering, Central South
 University
- [Jun-Hong Zhang Jian, and Ming-Chih Chen (ed.)] Low-Cost FIR Filter Designs Based on Faithfully Rounded
 Truncated Multiple Constant Multiplication Accumulation Shen-Fu Hsiao, Jun-Hong Zhang Jian, and Ming Chih Chen (ed.)
- [R.RAMYA1 Mrs.S.SUDHA IJCAES -V-III -SI -NCIC (ed.) ()] LUT Optimization Using Combined APC-OMS
 Technique For Memory-Based Computation Mrs, R.RAMYA#1 Mrs.S.SUDHA IJCAES -V-III -SI -NCIC
 (ed.) 13 -AUG-2013.
- 190 [Aksoy et al. ()] 'Optimization of area in digit-serial multiple constant multiplications at gate-level'. L Aksoy,
- 191 C Lazzari , E Costa , P Flores , J Monteiro . Proc. ISCAS, (ISCAS) 2011. p. .
- 192 [Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level the Portuguese Foundation for Science and
- Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level the Portuguese
 Foundation for Science and Technology (FCT) research project PTDC/EIA-EIA, 103532/2008.
- [Aksoy et al. ()] 'Optimization of area in digital FIR filters using gatelevel metrics'. L Aksoy , E Costa , P Flores
 J Monteiro . *Proc. DAC*, (DAC) 2007. p. .
- 197 [Senior Member, IEEE Manuscript received (2009)] Senior Member, IEEE Manuscript received, June 25. 2009.
- 2009. April 21. 2010. LUT Optimization for Memory-Based Computation Pramod Kumar Meher (revised November 14)