

New Techniques for Hardware Implementations of SHA

Dr. V.C.Madhavi¹, Dr. Ch.Ravi Kumar² and G.RamaKrishna Prasad³

¹ Prakasam Engineering College, Kandukur.

Received: 9 February 2012 Accepted: 1 March 2012 Published: 15 March 2012

Abstract

Secure Hash Algorithms are one of the forms of cryptographic algorithms. SHA hash functions are widely used security constructs. However, they are software implementations of SHA. This paper proposes techniques for hardware implementation of SHA. In order to provide security and improve performance, these methods are used in hardware reutilization and operation rescheduling. The purpose of implementing SHA at hardware level is to improve throughput. The empirical results revealed that the throughput is increased by 29 to 59

Index terms— Secure Hash Algorithm (SHA), cryptography, hash functions, hardware implementation, FPGA, software implementation.

1 Introduction

ryptography is the branch of computer science that deals with security. It supports operations such as encryption and decryption. The cryptography is implemented in the form of hash functions, symmetric key algorithms, and public key algorithms. The symmetric and public key algorithms are used for encryption and decryption while hash functions are one way functions as they don't allow the retrieval of processed data. As MD5 and SHA are the two mostly used algorithms in the industry, this paper focuses on secure hash algorithms. MD5 can avoid collision attacks [1] with computational feasibility while SHA -1 attacks also computationally expensive [2]. As SHA-1 is not fully secure, the SHA -2 was introduced [3]. At hardware level in order to improve the performance, GPPs (General Purpose Processors) are used. SHA improvement has been done [10], [11]. This paper introduces the implementation of SHA algorithm at hardware level using techniques described here. They are pipeline techniques [5], [18]; embedded memories used to store constant values [8]; improved addition and balanced delays [4], [12]; unrolling techniques [5], [9], [10], [12]; balanced carry save address and parallel counters [4], [5], [7].

This paper proposes two architectures that can be used with hardware. This is meant for achieving high throughput. The results of implementation of SHA-1 and SHA-2 algorithms at hardware level provide more speed when compared with software implementations.

2 II.

3 Hash Functions

Since from its inception in 1993, the hash algorithms are improved further to have SHA, SHA-1 and SHA-2. The original SHA was revised in 1995 [15] and named as SHA-1 while SHA-2 WAS INTRODUCED IN 2001 which makes use of DM thus making it more robust to security attacks. SHA functions are available with 128, 256 and 512 bits. From the given input message SHA-1 can produce 160 bit message digest as output. Final DM of 256 bits is the output of SHA 256. The computation of SHA 512 is identical to that of SHA 256. The difference is in the size of operands that means it uses 64 bits instead of 32 bits. Moreover the DM of this algorithm has 512 bits the logical function used are also different [15]. Fig. ?? and Fig. ?? show the round calculations of SHA-1 and SHA-2. SHA-1 needs 80 rounds while SHA 256 uses 64 rounds. Each round of SHA-1 requires value from previous round. As rounds are data dependent, it is essential that rounds are carried out sequentially. By unrolling each round computations [10] attempts to speed it up. Another approach increases throughput as it

44 makes use of pipelined structure [11]. As described in [13], high throughput is achieved in SHA-1. Operations
45 rescheduling with respect to this paper has operations rescheduling, hash value initialization, and improved Hash
46 Value Function. The whole computation of SHA-1 is in the A as the rest do not need any computation. The
47 required values are provided by previous round values of various A to D. By adding zero to initialization vector,
48 the internal hash value of first data block can be initialized. Later on this value is loaded into internal registers
49 through multiplexer. In this case instead of the value to the register, it is set to zero as described in [6]. Improving
50 hash value addition is done after all the rounds have been computed for a given data block.

51 Here the internal variables are to be added to the current DM and it needs four additional adders. Finally
52 SHA-1 data block expansion is described here. 512 bits of each data block is expanded in hardware for efficiency
53 reasons as described in [1]. It can be implemented using XOR operations and also registers. As done in SHA-1,
54 the functional rescheduling can also be applied to SHA-2 as well. However, its computational complexity of it is
55 more. In each round values are calculated as and when required. As described in [19], the part that has to be
56 computed is identified. With respect to operational rescheduling values for B, C, D, F, G and H are obtained
57 directly. However, A and E values can't be computed until they are computed in the previous round. With
58 respect to hash value addition and initialization, similar to SHA-1, the internal variables of SHA-2 also have to
59 be added to the DM. It needs eight adders. For each SHA 256 and SHA 512 of 32 bits and 64 bits respectively an
60 adder is required. The empirical results reveal that DM addition with a shift is more efficient. With respect to
61 SHA-2 data block expansion done by data block expansion unit, it is similar to SHA128 in terms of computations.
62 The XOR operation is replaced by arithmetic addition.

63 4 III.

64 5 Implementation

65 The SHA designs described above has been implemented as processor cores on a Xilinx VIRTEX II Pro FPGA.
66 The FPGA embedded RAMs (BRAMs) are used in order to implement ROM used to store SHA256 and SHA512.
67 Register-based structures can also be used alternatively. One is based on circular fashion in which memory blocks
68 addressed while the other one is based on FIFOs (First -inputs -first -outputs).

69 6 IV. Performance Analysis and Related Work

70 The resulting cores have been implemented in different Xilinx devices in order to compare the architectural gains
71 of the proposed SHA structures. SHA -1 core, SHA 256 core and SHA 512 core performance comparisons are
72 provided in tables I, II and III respectively.

73 7 Design

74 Lien [11] Lien [11] Our Integration with Processor SHA algorithms that have been implemented are integrated
75 with a processor known as MOLEN polymorphic processor and its operation [14], [16] is based on the coprocessor
76 architectural paradigm which allows SHA cores to be embedded in a reconfigurable coprocessor with the GPP.
77 This implementation is similar to the one given in [17]. When compared with software implementations, it is
78 capable of achieving throughputs such as 5 Mbit/s and 4 Mbit/s for SHA 256 and SHA 128 respectively and
79 overall speed is increased by 150 times.

80 8 VI.

81 9 Conclusion

82 We have implemented SHA-1 and SHA-2 algorithms at hardware level. This achieves the reutilization and
83 rescheduling of hardware in terms of area and speed. Critical path can be reduced with the help of operation
84 rescheduling. It leads to the very good usage of pipeline structure. The SHA-2 which makes use of DM causes
85 the reduction of reconfigurable resources. This also hides the extra clock cycle delay.

86 The results of implementation reveals that the hard ware implementation of the hash algorithms are many
87 times better than the software implementations of the same. ^{1 2}

¹F © 2012 Global Journals Inc. (US) 2012 July

²© 2012 Global Journals Inc. (US)



112

Figure 1: Fig. 1 : 1 C Fig. 2 :




Figure 2:

1

-Exp. CAST[20] Helion[21] Our-Cst. Our+IV

Figure 3: Table 1 :

3

V.

Figure 4: Table 3 :

-
- 88 [Lien et al. ()] ‘A 1 Gbit/s partially unrolled architecture of hash functions SHA-1 and SHA-512’. R Lien , T
89 Grembowski , K Gaj . *Proc. CT-RSA*, (CT-RSA) 2004. p. .
- 90 [Dadda et al. ()] ‘An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)’. L
91 Dadda , M Macchetti , J Owen , D Garrett , J Lach , C A Zukowski , Eds . *Proc. ACM Great Lakes Symp.*
92 *VLSI*, (ACM Great Lakes Symp. VLSI) 2004. p. .
- 93 [Comput ()] ‘Announcing the standard for secure hash standard’. *Comput . FIPS* Nov. 2004. 15. 1993. 53 (11)
94 p. . National Institute of Standards and Technology (NIST), MD
- 95 [Grembowski et al. ()] ‘Comparative analysis of the hardware implementations of hash functions SHA-1 and
96 SHA-512’. T Grembowski , R Lien , K Gaj , N Nguyen , P Bellows , J Flidr , T Lehman , B Schott . *Lecture*
97 *Notes in Computer Science ISC,A.H. Chan and V. D. Gligor (ed.)* 2002. Springer. 2433 p. .
- 98 [Mcloone and Mccanny] *Efficient singlechip implementation of SHA-384&SHA-512*, M Mcloone , J V Mccanny
99 .
- 100 [Wang et al. ()] ‘Finding collisions in the full SHA-1’. X Wang , Y L Yin , H Yu . *Lecture Notes in Computer*
101 *Science* 2005. Springer. 3621 p. .
- 102 [Klima ()] ‘Finding MD5 collisions-A toy for a notebook’. Klima . *Cryptology ePrint Archive* 2005/075, 2005.
- 103 [FIPS 180-2, secure hash standard (SHS) ()] *FIPS 180-2, secure hash standard (SHS)*, 2002. National Institute
104 of Standards and Technology (NIST), MD
- 105 [Sklavos and Koufopavlou ()] ‘Implementation of the SHA-2 hash family standard using FPGAs’. N Sklavos , O
106 Koufopavlou . *J. Supercomput* 2005. 31 p. .
- 107 [Chaves et al. (2006)] ‘Improving SHA-2 hardware implementations’. R Chaves , G Kuzmanov , L A Sousa , S
108 Vassiliadis . *Proc. Workshop Cryptograph. Hardw. Embedded Syst. (CHES)*, (Workshop Cryptograph. Hardw.
109 Embedded Syst. (CHES)) Oct. 2006. p. .
- 110 [Sklavos et al. ()] ‘Networking data integrity: High speed architectures and hardware implementations’. N
111 Sklavos , E Alexopoulos , O G Koufopavlou . *Int. Arab J. Inf. Technol* 2003. 1 p. .
- 112 [New Techniques for Hardware Implementations of SHA] *New Techniques for Hardware Implementations of*
113 *SHA*,
- 114 [Mcevoy et al. ()] ‘Optimisation of the SHA-2 family of hash functions on FPGAs’. R P Mcevoy , F M Crowe ,
115 C C Murphy , W P Marnane . *Proc.*, (null) 2006. p. .
- 116 [Michail et al. ()] ‘Optimizing SHA-1 hash function for high throughput with a partial unrolling study’. H E
117 Michail , A P Kakarountas , G N Selimis , C E Goutis . *Lecture Notes in Computer Science PATMOS*, V.
118 Paliouras, J. Vounckx, and D. Verkest (ed.) 2005. Springer. 3728 p. .
- 119 [Proc. IEEE Int. Conf. Field-Program.Technol ()] *Proc. IEEE Int. Conf. Field-Program.Technol*, (IEEE Int.
120 Conf. Field-Program.Technol) 2002. p. .
- 121 [Macchetti and Dadda ()] ‘Quasi-pipelined hash circuits’. M Macchetti , L Dadda . *Proc. IEEE Symp. Comput.*
122 *Arithmetic*, (IEEE Symp. Comput. Arithmetic) 2005. p. .
- 123 [Chaves et al. (2006)] ‘Reconfigurable memory based AES coprocessor’. R Chaves , G Kuzmanov , S Vassiliadis ,
124 L A Sousa . *Proc. 13th Reconfigurable Arch. Workshop (RAW)*, (13th Reconfigurable Arch. Workshop (RAW))
125 Apr. 2006. p. .
- 126 [Chaves et al. (2006)] ‘Rescheduling for optimized SHA-1 calculation’. R Chaves , G Kuzmanov , L A Sousa , S
127 Vassiliadis . *Proc. SAMOS Workshop Comput. Syst. Arch. Model. Simulation*, (SAMOS Workshop Comput.
128 Syst. Arch. Model. Simulation) Jul. 2006. p. .
- 129 [Dadda et al. ()] ‘The design of a high speed ASIC unit for the hash function SHA-256 (384, 512)’. L Dadda , M
130 Macchetti , J Owen . *Proc. DATE*, (DATE) 2004. p. .
- 131 [Vassiliadis et al. (2001)] ‘The MOLEN ___-coded processor’. S Vassiliadis , S Wong , S D Cotofana . *Proc. 11th*
132 *Int. Conf. Field-Program. Logic Appl. (FPL)*, (11th Int. Conf. Field-Program. Logic Appl. (FPL)) Aug. 2001.
133 2147 p. .
- 134 [Vassiliadis et al.] ‘The MOLEN polymorphic processor’. S Vassiliadis , S Wong , G N Gaydadjiev , K Bertels ,
135 G Kuzmanov , E M Panainte . *IEEE Trans*